From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A43E826656F for ; Mon, 18 Aug 2025 04:12:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755490349; cv=none; b=PcWtcjQkd+qc6f8UFIlPs1lUfH0+MpW3lX6DIVH55pQJfswALCxRuEFtmHsZw0S/JwMQJBzgQgaODUDL6nujVU2xqVETSH5yYiVQ+iAzJSHsZhczHfRW+y21S79WkmpcsoxCSr5mfEwNf7yWYMxhGqLehXFm5iwrmxtH+hRiRDQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755490349; c=relaxed/simple; bh=uLkW3DQcKIIgVHib4AKQIVSEPy4uT4MPjoilFNj5tRA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jeFHndyIG9MwDyowNGfCAuhN4QN1QYpCLa6D+7QZzE7aWKFcNVH1EINyRCdIaLYZ+/U1hRLc2S5r6WFTFyMeWHllj2V9t/KZCwhsZlP4GFJAD2p0CGN02sHFuH48t0Byy+0eHivLKppiGeyDujb2NENzu2Pj49T25zOovddYYEM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=HxoC6whx; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="HxoC6whx" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-24457f53d2eso43566385ad.0 for ; Sun, 17 Aug 2025 21:12:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755490347; x=1756095147; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yiu9LW4OQPcl48oQrH2DU+mLfm2FHbXqcRasNtW9C8A=; b=HxoC6whxKUf+79TSLvxsz4ZZOa3RtFQQLKG4pDVpVjR5w+7qHewQ7+b02tCrW/oe5+ JnX8PGb4Jw7sxBCWASE74K61+FvRSjiTB2TLzDstm+5h/iaGji996Gm5iFboSXG+IlCq njIo/nNry5hUjKom82uK1vQfO8G1dct8H/dk7QvNgoOEGPjZo6tJ65k3/JVqVDcmfLiW ww6SzoAYoQehQkZHtsO//laE/3Qc1mw4ZM2ksblwLMLuUWRxrM/J74EgdtDfBYDp+SwU 2ZMn3cO48w6HD6yZLYdrBxi3wOrzNetHMvObJd4YE+JLZBUEYsrF7v801ORskmDm7U6I bxsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755490347; x=1756095147; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yiu9LW4OQPcl48oQrH2DU+mLfm2FHbXqcRasNtW9C8A=; b=e6zaPxwRUq5v/ORY454KJ5VEHqWyjDf0LAuK/WRcpSgACfSNlPmQOLupjD+3/ucUov m9TAMav1vsoaGpvfHPyIA6Sl/eWn8aE/QOCQPPU8mDHUULieQLlrgz7BRGUAXlH5Fs0s OR4wnZktKi3xfsutmSNkiLKXrOYYFY3LcxHQl7Du683YRh9oWzzsEvCaVZCCjyIP41We OCHWdpBukE58JkPIQg9j/e/fiP4rBOoQSiqmeLqZHZUAoYFqfU7vyKM8/aF2zx0oN6S1 4xueea0Ltxi3oW5roJhZi4TK5tZ4TD+Q8m0Pz0fqm+A4DeHKpkaalz0Qotp+Q3fzG4S8 K5rw== X-Forwarded-Encrypted: i=1; AJvYcCXt+iS5az/bAZGoNTn8jvkvHxnC9Wg/o7p2llzmRvUBf9mkVNMnQAQ/YVbqDutCmaSJk9JQMKMqLin0@vger.kernel.org X-Gm-Message-State: AOJu0Yz7l9pPOGVlRqnj+PwSKIkRqjMi+L0dPtHCzPse/oMnR0lSjwsC EXn2isOsLlWiT+t+1ZNe01KI5FEvHeI5It1jW6/kGjugz/2WJaaNGjQVVGMFUoGMrYQ= X-Gm-Gg: ASbGncukQvhWlg/ddVc40mKlObtkISvkj5+mC0T4vQtvPug3tY97W457KRBjO95X3R4 SX6MLMZCo7vM+LNDw8DosR+f9kIwzjKVNRIidZLoivQ16PXOaRaErxuZnGKkOCRs3YL+2loMwj9 cmx/iw8GgLUZoKz39wpByPOEESoIWPM9BZyFO+RENKdwK8qF1DHHHqKkQO7gfZMyMbIvLtd3mBk p6jIyxDqph7JLh7RmdxdJSEk68M1YIm0oP1z6XsYgdth1XeSDtPdIS9jofy9j9YgAOPRZsBCIi6 bE39evXpMkZwwT4R+nNAYQYLWvbJ2dQAq9RbsblDUQYDPsk58uAUN1Q2dlBybfXw+iM5YABa6zN 8prqDdLb9n4RybOY8LxD93KSf1iVH43hUzvkU3qmAv7qI16i3AidsYg== X-Google-Smtp-Source: AGHT+IHa4chLy02LQ1m0p6qX0i3HzDZVLkMVRhkDtgaV/+W4jzDIxOW46iPZExZlIfoygb6NLHSF/A== X-Received: by 2002:a17:902:cccb:b0:242:b103:18e with SMTP id d9443c01a7336-2446d93b694mr107561665ad.50.1755490346744; Sun, 17 Aug 2025 21:12:26 -0700 (PDT) Received: from localhost.localdomain ([122.171.17.53]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-32343c70356sm6560972a91.25.2025.08.17.21.12.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 Aug 2025 21:12:26 -0700 (PDT) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-acpi@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v10 17/24] ACPI: RISC-V: Create interrupt controller list in sorted order Date: Mon, 18 Aug 2025 09:39:13 +0530 Message-ID: <20250818040920.272664-18-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250818040920.272664-1-apatel@ventanamicro.com> References: <20250818040920.272664-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Sunil V L Currently, the interrupt controller list is created without any order. Create the list sorted with the GSI base of the interrupt controllers. Signed-off-by: Sunil V L Signed-off-by: Anup Patel --- drivers/acpi/riscv/irq.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/drivers/acpi/riscv/irq.c b/drivers/acpi/riscv/irq.c index cced960c2aef..33c073e2e71d 100644 --- a/drivers/acpi/riscv/irq.c +++ b/drivers/acpi/riscv/irq.c @@ -115,7 +115,7 @@ struct fwnode_handle *riscv_acpi_get_gsi_domain_id(u32 gsi) static int __init riscv_acpi_register_ext_intc(u32 gsi_base, u32 nr_irqs, u32 nr_idcs, u32 id, u32 type) { - struct riscv_ext_intc_list *ext_intc_element; + struct riscv_ext_intc_list *ext_intc_element, *node; ext_intc_element = kzalloc(sizeof(*ext_intc_element), GFP_KERNEL); if (!ext_intc_element) @@ -125,7 +125,12 @@ static int __init riscv_acpi_register_ext_intc(u32 gsi_base, u32 nr_irqs, u32 nr ext_intc_element->nr_irqs = nr_irqs; ext_intc_element->nr_idcs = nr_idcs; ext_intc_element->id = id; - list_add_tail(&ext_intc_element->list, &ext_intc_list); + list_for_each_entry(node, &ext_intc_list, list) { + if (node->gsi_base < ext_intc_element->gsi_base) + break; + } + + list_add_tail(&ext_intc_element->list, &node->list); return 0; } -- 2.43.0