From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70D5C34DCF5 for ; Wed, 27 Aug 2025 12:42:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756298543; cv=none; b=cVob1p5a0Z+YydnD9KiuJ3ERyZOBAP2iS//CxGrBwNi9vd9zFAh19Bq1Zfw6/nQeXRTkBiTke2xVYdLRQizXv3YcnhQdh1jlzTb5/R+nEncWxgPlV0EOjyRVbMrHd9YbUYNnwYjq95Zh3TH9yhaZp0dlXdbl/tY/j9Isrd4fDVU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756298543; c=relaxed/simple; bh=CjPSf0JcvfE5W5RPnVdJxx5tBeiX99q+c7xebVDWfmk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Y/VC4vqN6H+LJ5ZJ0gqEpL42FkYYiRRytlNG+3NWH+YIJGmiBfyetAQ6MiLtBfqc3JOHY+2/Wc2yjEdIUvMC+Ot8Wv6NRvfEiXM+D49Ci31ddUKfOFuL0fwBcTpHsl8t1hoSvkVCmqKjxCUw+iPx5UmXlLSi/spKHY1vQEjw8bM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KMwXVqky; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KMwXVqky" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3c380aa1ad0so3583661f8f.3 for ; Wed, 27 Aug 2025 05:42:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1756298538; x=1756903338; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/NP62jCtJT+dUkA0JE4QBmFqmyFOUOJehxqUTC1++vw=; b=KMwXVqkyfxzEYc3PrH4z3xpUTknu3WTaS5dQLz3axUEokMVV+qdNijpchAk7GBjffE 6b1kXb8G3M29DsrXGixl5FsVhBzxhTBvg3EVJ7iOBPtSc7Q6TLMapXASpo3s3uZ/YWG2 uDQBIsOiwsnpB2mUjS5PeXUZ+8Ji9mroEGMG/auBlb8wHaYdCLO9tfRCxTt/KCHYLacr EuPa/hRBosQEI+FKZWWNlr/m89rpQK20vIjimgF8hHySg/J/fHcg7Lr3d7VIHqT0a1OE qf8kbbh5fuAUJQnwHt717EUI4BB/Z0sXd1ToYYsPr32OmmoTi/nUcPZegHgSoNwHxW94 /1bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756298538; x=1756903338; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/NP62jCtJT+dUkA0JE4QBmFqmyFOUOJehxqUTC1++vw=; b=FeVMn+/681MpWFnZWr75G+1J3OOxjKjMYQfXE6SQQFU9Cfm7e5swC7XIo9dcoC6TAh YBFqBp081HpE2I716YrsxXaJ5U9cH0CBV+hpTaDbi9YuTuqxP0lJzQExRc06U9hbAVPz MQutw3x7+yMBQYFxww5hjgE9O14CFB0lYrFf8A506fuws1TbzvVVrbNwrCDBs5/6la0W Cbt3WB8f9zPqR5c0ChkR6kR7+u4pLDrIylNyALvUqtH7D/6M+BkRKec3TxUUETz2VEnO SABo+sr6rU5NlHVuZAZHN9Aq5L+AnKeeIhbKqRbyLpSUUM7bBY4WVRlj8bM1/U4UcufW Duag== X-Forwarded-Encrypted: i=1; AJvYcCVTDvM/oBYEnPVXLAyMBQc30TjrWCFePzsFMN/0PRDI1kUUHniTrJkC2gsV32aLPNng4I9YSoets23z@vger.kernel.org X-Gm-Message-State: AOJu0Yy2fwKILA7gWFfUQT+LB5jR3qUDiAK/QNUajdVHfj8fi+Se1cR3 9XwRNHPlO6G2OgpoauEwyk87ydpL8xjYry7EBtyKTqP8ugMC1TmPaKFuTkuUXFlhGcY= X-Gm-Gg: ASbGncvglrxswFQw14rIVXrpKFwLrRgVUpSL+cB+iRVVJf59/gyzTkIsDIhTBeuhjPQ fP+MueblbO1LMWq+WG8Cj9d2Cg1Pam0XmU15CyUE2fb8rctOnLsCO5kxkFgcLTmIDpUeDCFCq5E BoTbL7OD9wue3EdodjG7sCEQv/T3WL0JBsFbpnta7V4ElKZBxdKda1nwyztkd1T+ypGZmbsnfnf VbKf4XjFG9F3LVXEl0096YUhefffAG+qUaHkTmY/TNm6DuQqcs9ZCrZ5VbvRlsMJ8Hy+9dWTHzb 7n54VilUxAxBC0obayROUzdiIXHiVUVtZ7JkwrJr6QMx9jEz1MZHeDAmy10sDr5FHC4I/c922fg WSpOHkrVpysYEzB8v5SqfHSAZ6U2/2lpvfmI2Z1tekO4i6w7ci99DFNGaOANFpx+hTo8XubOmz/ W7HA== X-Google-Smtp-Source: AGHT+IGCykOrz3Ls5FsENqVCJUHPX3kaNYmIuKO1r4y9r/6R/x/q73zW/EfEZWxqDVlpSEdJd3mILg== X-Received: by 2002:a05:6000:2411:b0:3c7:c594:232a with SMTP id ffacd0b85a97d-3c7c59427c6mr10897000f8f.19.1756298538239; Wed, 27 Aug 2025 05:42:18 -0700 (PDT) Received: from ta2.c.googlers.com (219.43.233.35.bc.googleusercontent.com. [35.233.43.219]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3cbab3ead0dsm6439420f8f.29.2025.08.27.05.42.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 Aug 2025 05:42:17 -0700 (PDT) From: Tudor Ambarus Date: Wed, 27 Aug 2025 12:42:13 +0000 Subject: [PATCH v2 3/5] clk: samsung: add Exynos ACPM clock driver Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20250827-acpm-clk-v2-3-de5c86b49b64@linaro.org> References: <20250827-acpm-clk-v2-0-de5c86b49b64@linaro.org> In-Reply-To: <20250827-acpm-clk-v2-0-de5c86b49b64@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , =?utf-8?q?Andr=C3=A9_Draszik?= , Michael Turquette , Stephen Boyd , Krzysztof Kozlowski , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi , Catalin Marinas , Will Deacon Cc: linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, willmcvicker@google.com, kernel-team@android.com, Tudor Ambarus X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1756298535; l=7253; i=tudor.ambarus@linaro.org; s=20241212; h=from:subject:message-id; bh=CjPSf0JcvfE5W5RPnVdJxx5tBeiX99q+c7xebVDWfmk=; b=0Ba+Ymd/OUWS8Zi93fBaCsEVXNgbYq78bO0mwgK4kg9TlZDI6WFDwGs7+rI9Z0K4sI8CHUorN CG+HjumlfJhDktCvJuIyjJ+H2cH4OiKHmSeTNLKVoB3TA8dHZBqJ7ab X-Developer-Key: i=tudor.ambarus@linaro.org; a=ed25519; pk=uQzE0NXo3dIjeowMTOPCpIiPHEz12IA/MbyzrZVh9WI= Add the Exynos ACPM clock driver. It provides support for clocks that are controlled by firmware that implements the ACPM interface. Signed-off-by: Tudor Ambarus --- drivers/clk/samsung/Kconfig | 10 +++ drivers/clk/samsung/Makefile | 1 + drivers/clk/samsung/clk-acpm.c | 148 +++++++++++++++++++++++++++++++++ include/linux/platform_data/clk-acpm.h | 24 ++++++ 4 files changed, 183 insertions(+) diff --git a/drivers/clk/samsung/Kconfig b/drivers/clk/samsung/Kconfig index 76a494e95027af26272e30876a87ac293bd56dfa..fe05212d7dd882adde9cd5c656cd0d58d501c42f 100644 --- a/drivers/clk/samsung/Kconfig +++ b/drivers/clk/samsung/Kconfig @@ -95,6 +95,16 @@ config EXYNOS_CLKOUT status of the certains clocks from SoC, but it could also be tied to other devices as an input clock. +config EXYNOS_ACPM_CLK + tristate "Clock driver controlled via ACPM interface" + depends on EXYNOS_ACPM_PROTOCOL || COMPILE_TEST + help + This driver provides support for clocks that are controlled by + firmware that implements the ACPM interface. + + This driver uses the ACPM interface to interact with the firmware + providing all the clock controlls. + config TESLA_FSD_COMMON_CLK bool "Tesla FSD clock controller support" if COMPILE_TEST depends on COMMON_CLK_SAMSUNG diff --git a/drivers/clk/samsung/Makefile b/drivers/clk/samsung/Makefile index b77fe288e4bb484c68d1ff497acc0b83d132ea03..04b63436b12f6f5169575d74f54b105e97bbb052 100644 --- a/drivers/clk/samsung/Makefile +++ b/drivers/clk/samsung/Makefile @@ -27,6 +27,7 @@ obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynos990.o obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynosautov9.o obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-exynosautov920.o obj-$(CONFIG_EXYNOS_ARM64_COMMON_CLK) += clk-gs101.o +obj-$(CONFIG_EXYNOS_ACPM_CLK) += clk-acpm.o obj-$(CONFIG_S3C64XX_COMMON_CLK) += clk-s3c64xx.o obj-$(CONFIG_S5PV210_COMMON_CLK) += clk-s5pv210.o clk-s5pv210-audss.o obj-$(CONFIG_TESLA_FSD_COMMON_CLK) += clk-fsd.o diff --git a/drivers/clk/samsung/clk-acpm.c b/drivers/clk/samsung/clk-acpm.c new file mode 100644 index 0000000000000000000000000000000000000000..e0db63ba1e07efdae53e340bc24c3576b2a5fd04 --- /dev/null +++ b/drivers/clk/samsung/clk-acpm.c @@ -0,0 +1,148 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Samsung Exynos ACPM protocol based clock driver. + * + * Copyright 2025 Linaro Ltd. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct acpm_clk { + u32 id; + struct clk_hw hw; + unsigned int mbox_chan_id; + const struct acpm_handle *handle; +}; + +#define to_acpm_clk(clk) container_of(clk, struct acpm_clk, hw) + +static unsigned long acpm_clk_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct acpm_clk *clk = to_acpm_clk(hw); + + return clk->handle->ops.dvfs_ops.get_rate(clk->handle, + clk->mbox_chan_id, clk->id, 0); +} + +static int acpm_clk_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + /* + * We can't figure out what rate it will be, so just return the + * rate back to the caller. acpm_clk_recalc_rate() will be called + * after the rate is set and we'll know what rate the clock is + * running at then. + */ + return 0; +} + +static int acpm_clk_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct acpm_clk *clk = to_acpm_clk(hw); + + return clk->handle->ops.dvfs_ops.set_rate(clk->handle, + clk->mbox_chan_id, clk->id, rate); +} + +static const struct clk_ops acpm_clk_ops = { + .recalc_rate = acpm_clk_recalc_rate, + .determine_rate = acpm_clk_determine_rate, + .set_rate = acpm_clk_set_rate, +}; + +static int acpm_clk_ops_init(struct device *dev, struct acpm_clk *aclk, + const char *name) +{ + struct clk_init_data init = {}; + + init.name = name; + init.ops = &acpm_clk_ops; + aclk->hw.init = &init; + + return devm_clk_hw_register(dev, &aclk->hw); +} + +static int acpm_clk_probe(struct platform_device *pdev) +{ + const struct acpm_clk_platform_data *pdata; + const struct acpm_handle *acpm_handle; + struct clk_hw_onecell_data *clk_data; + struct clk_hw **hws; + struct device *dev = &pdev->dev; + struct acpm_clk *aclks; + unsigned int mbox_chan_id; + int i, err, count; + + pdata = dev_get_platdata(&pdev->dev); + if (!pdata) + return dev_err_probe(dev, -EINVAL, + "Failed to get platform data.\n"); + + acpm_handle = devm_acpm_get_by_node(dev, dev->parent->of_node); + if (IS_ERR(acpm_handle)) + return dev_err_probe(dev, PTR_ERR(acpm_handle), + "Failed to get acpm handle.\n"); + + count = pdata->nr_clks; + mbox_chan_id = pdata->mbox_chan_id; + + clk_data = devm_kzalloc(dev, struct_size(clk_data, hws, count), + GFP_KERNEL); + if (!clk_data) + return -ENOMEM; + + clk_data->num = count; + hws = clk_data->hws; + + aclks = devm_kcalloc(dev, count, sizeof(*aclks), GFP_KERNEL); + if (!aclks) + return -ENOMEM; + + for (i = 0; i < count; i++) { + const struct acpm_clk_variant *variant = &pdata->clks[i]; + unsigned int id = variant->id; + struct acpm_clk *aclk; + + if (id >= count) + return dev_err_probe(dev, -EINVAL, + "Invalid ACPM clock ID.\n"); + + aclk = &aclks[id]; + aclk->id = id; + aclk->handle = acpm_handle; + aclk->mbox_chan_id = mbox_chan_id; + + hws[id] = &aclk->hw; + + err = acpm_clk_ops_init(dev, aclk, variant->name); + if (err) + return dev_err_probe(dev, err, + "Failed to register clock.\n"); + } + + return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, + clk_data); +} + +static struct platform_driver acpm_clk_driver = { + .driver = { + .name = "acpm-clocks", + }, + .probe = acpm_clk_probe, +}; +module_platform_driver(acpm_clk_driver); + +MODULE_ALIAS("platform:acpm-clocks"); +MODULE_AUTHOR("Tudor Ambarus "); +MODULE_DESCRIPTION("Samsung Exynos ACPM clock driver"); +MODULE_LICENSE("GPL"); diff --git a/include/linux/platform_data/clk-acpm.h b/include/linux/platform_data/clk-acpm.h new file mode 100644 index 0000000000000000000000000000000000000000..8327435fbb603472346b14b81160ffe98a79486b --- /dev/null +++ b/include/linux/platform_data/clk-acpm.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Samsung Exynos Alive Clock and Power Manager (ACPM) clock driver. + * + * Copyright 2025 Linaro Ltd. + */ + +#ifndef __LINUX_PLATFORM_DATA_CLK_ACPM_H__ +#define __LINUX_PLATFORM_DATA_CLK_ACPM_H__ + +#include + +struct acpm_clk_variant { + unsigned int id; + const char *name; +}; + +struct acpm_clk_platform_data { + const struct acpm_clk_variant *clks; + unsigned int nr_clks; + unsigned int mbox_chan_id; +}; + +#endif /* __LINUX_PLATFORM_DATA_CLK_ACPM_H__ */ -- 2.51.0.261.g7ce5a0a67e-goog