From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 910EF2E7BC0 for ; Mon, 15 Sep 2025 08:02:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757923346; cv=none; b=oqC3Ls0B4RluRDMq4gZ8GyA2E7L5LLw1+CvOZ5u2Gn4toyWDbfk0y3WP3zMfmOMot4mlij03qFdLxiOy6jgwB3qjQOkFPZYJEWme3ynqqj4Ui/BuPi+S21RGb1I6BuiS2DUxsLaTMI7h+unIamHzrdl+b6oUtC9JxfPDog7tHY8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1757923346; c=relaxed/simple; bh=5tUbsNm4ND+FjslGEciU+SgdQeWUOp2dK35sNtPPOpM=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=KhfXizNv3LyOEhFpPlXSv0x5aYdkcQM+KiBnxUnv8zDWPESeHvBoh00bfRvVyiEqhKOcDJPmGW/QO+j2NIQ+4PzVzq2oPpGyoMiszWangT5mv6RJZFvgj3GRi9+4rfIEGFEos2axJpEYmtKPJbRKV6bUp3kBJzOxgg/0SNxFzu4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=h8j/x4ap; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="h8j/x4ap" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-5608bfae95eso3674340e87.1 for ; Mon, 15 Sep 2025 01:02:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1757923342; x=1758528142; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=hlK0NJt8X/uN+s+VLiN7OERRrRGsvN6u57kWC/PGA1I=; b=h8j/x4apAqZ1Uk1IkXlLV0OkuI3q5HIx2RRd+UxDge+5aW3mtb6ri5bzw8ChiXatqE 1twle/ThbjpyAumXwp2t80+58GpMB3LEoPRPpC5aETQo+rrTu6me96nw9DMXxI5kkE96 Kjql30ZVH/86R8YG5NSf3EyffuB7qoyklrqCOPI8YakXk8C8iHJNM4OYoBaSVAMlZSxV R4rJiNHrYDPYcKSRvUzBHy9spRTsGlEmUysDhaHVPYa8ITMBHvlmxdUi/UyhE2fr3VFy hmlHxoJX6vBHPl5pHlI88Px2FiMntCipHGYWFxiB9THrl7DvigfP3eh4rorcRSblpJyl RdRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1757923342; x=1758528142; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=hlK0NJt8X/uN+s+VLiN7OERRrRGsvN6u57kWC/PGA1I=; b=ZBFhzFgP0gFQ2UkEhGhyx0I4zjL9mNjQgrDLIr8vbsUyMqCaQfcWhAnclT8MLWD7/g hp4lC6favFdZNx60gb5kJk/AAtz52SblUya4JIWyL8Uv5Twl6a8wuCyc4b6RNkVdHYvg Z66HWims39wYtrTHg7NbFCi2gSUAufrkuKNW9pgZ6lDIMs9Ed9Zk2IqIE7pXxj87SPaN jbGrdXnRBRBAxYDvYyDhavUVlfiE1C1WXvaL2+9P+u1hPR3LfnHaZhdlS2ZDl2lM0kxI I3nOTC1GQ9hOqyBEnpJyBRcCdWFWu/8gzrnn+SiIetFiMVv1dqmvVhq2spPAGbtev/Vg ZW/Q== X-Forwarded-Encrypted: i=1; AJvYcCVdBS7ExLI3qg9pQbApf1f8GLerzhzCzwHfAhl/j4YKF6j4Xs1YRrWWEJg+afjH1oCifP+zvnwfapAS@vger.kernel.org X-Gm-Message-State: AOJu0YxPoh3i8/F6zn+t4rlUQzgddNVIb8QUf6AUIVzZtKh+bzfxPeIk l823E6iw3SoaafMkMXOR/GBUUuGSGwyV8pIdpLCwsxfPR70pg4aAKXCm X-Gm-Gg: ASbGncvUtSB0jI7aW568JoLZN21TeUfUcokmCuxoEhCvHeHMptCj7QFad/RbT3jgvMt c9nn2hWw6nR7ndXV/y/bMYxxr7iY8UhHCBodJ0cCYuG/ChD2jEFr2/Hg1DEXtP0iS6SQqk0xIPU K91YMoApqv4FxkhQKOwAvOVzRhgrlm7dqXwfdgfhu4B1aLmufRn0ndo/qNgPGWoRHy2Af5NuCiT 9S/HgOUbl15QHIY0eLq8LMF+SuUtc5dCAyL73bUxq9C8LJljkJPrALcfOOlTeRR+lPUqjdMZb2T O/963rWAWEJVAGdL7hRCZz0322h0m47LQZNMpiSXZJqC6qukq231SuodmTrGLl2DLvdekcPWmpP nkS+AyxBpwq0sL2XZlzOhxW2L X-Google-Smtp-Source: AGHT+IH2zxID7pgmdeyagAsm2Y75nwFYaoq7c/hN/e/IBwiwpsQDWQwerPXqEEff1sVLGD2GNtU5Cw== X-Received: by 2002:a05:6512:b25:b0:570:8bc4:9544 with SMTP id 2adb3069b0e04-5708bc4a075mr3805080e87.47.1757923341284; Mon, 15 Sep 2025 01:02:21 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-56e6460dec4sm3392381e87.103.2025.09.15.01.02.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Sep 2025 01:02:20 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Dmitry Osipenko , MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Svyatoslav Ryhel Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 00/11] Tegra114: implement EMC support Date: Mon, 15 Sep 2025 11:01:46 +0300 Message-ID: <20250915080157.28195-1-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for External Memory Controller found in Tegra 4 SoC along with adjustments required for it to work properly. Tested on ASUS TF701T (T40X) and Nvidia Tegratab (T40S). Both work fine. --- Changes in v2: - fix programming completion detection (changed EMC reg to MC reg reading) - Tegra114 incorporated into Tegra124 dt-bindings schema Changes in v3: - adjusted MC and EMC schema to move description and ref into common property - added Tegra114 support into devfreq driver - added MC/EMC to DC interconnections --- Svyatoslav Ryhel (11): devfreq: tegra30-devfreq: add support for Tegra114 ARM: tegra: Add ACTMON node to Tegra114 device tree dt-bindings: memory: Document Tegra114 Memory Controller memory: tegra: implement EMEM regs and ICC ops for Tegra114 dt-bindings: memory: Add Tegra114 memory client IDs clk: tegra: remove EMC to MC clock mux in Tegra114 dt-bindings: memory: Document Tegra114 External Memory Controller memory: tegra: Add Tegra114 EMC driver ARM: tegra: Add External Memory Controller node on Tegra114 ARM: tegra: Add EMC OPP and ICC properties to Tegra114 EMC and ACTMON device-tree nodes ARM: tegra: add DC interconnections for Tegra114 .../nvidia,tegra124-emc.yaml | 431 +++-- .../nvidia,tegra124-mc.yaml | 97 +- .../dts/nvidia/tegra114-peripherals-opp.dtsi | 151 ++ arch/arm/boot/dts/nvidia/tegra114.dtsi | 55 + drivers/clk/tegra/clk-tegra114.c | 48 +- drivers/devfreq/tegra30-devfreq.c | 1 + drivers/memory/tegra/Kconfig | 12 + drivers/memory/tegra/Makefile | 1 + drivers/memory/tegra/tegra114-emc.c | 1487 +++++++++++++++++ drivers/memory/tegra/tegra114.c | 193 +++ include/dt-bindings/memory/tegra114-mc.h | 67 + 11 files changed, 2357 insertions(+), 186 deletions(-) create mode 100644 arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi create mode 100644 drivers/memory/tegra/tegra114-emc.c -- 2.48.1