From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A611F3126C2 for ; Fri, 19 Sep 2025 13:56:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758290194; cv=none; b=KKA+H2vT97/8U9Vu22VVUsoTFGwGTIXBtV/AbeUdxexwenoSyAOp/vxKbByOJlzeMZpXUvfwJD6/00QD768ciTkwWB+rUEq+uSHntVlLi97185qi1M3/vaU9IEuhby26zmt2NyBAns1nED5N/TFWG1T5ak6RjJlqYHuxM6r+L78= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758290194; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mDslutm1vAeqdUUrbaKwe1ZwXsnmWxsoyc6NBzHNlfz0+dFkSflnZgLJOyLe5DaDNjDiS7aM9feP65raWqnNzacyPrdMC19qCzDHufv5nAs/xi6pQ/pvb2K1BAYaCiQYGWRkRo9N+iuqt6MsDsFeBJgAt6gu8QkBarqq54JHo4E= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dg+XUrQQ; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dg+XUrQQ" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-45b9c35bc0aso23125825e9.2 for ; Fri, 19 Sep 2025 06:56:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1758290190; x=1758894990; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=dg+XUrQQkuTGT32s5zYt8TCMHW1IZ1rBNLPXBV2jiCtTrCfF6X6fn/ILaPVihc4zIp m4RIi5LarV3u/KBDCi8B26hrwfVYUp+CwCdR7viPa5mu78Yxes5s2iHgnG7AKhC09O72 OszmqBT4UcOzNN02JW4x3wGfezh81DiLCahMT5zkTVMqZCVp5AF6MktlOtVxw1RWBlPG GzX4KNzgv90CIJDsZlpMCoFMPGtVXGHf5RlQw1MR+n5/Rtf/D7gLwA4rEul2OILuyOqT uIc55KPCo29ie3DtR+cXfgGdHnfn9pxpAAKC91kzRrq8UvEPsbsZhx9NwKdTRCOxbLgu gzOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758290190; x=1758894990; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=WeBGQmHOPh1TOPCom6qR1ZB++7fO7+PxI45bOnxJb+n9RdT8mEmk5fnhMadhG7uCXp +n5b9W3gP5uR6kXRXGSQwhHEp0Pa9j9a7dyMSI8tyO35GlVRx8iTWalJ1ypreZhyO2V0 FiNkUKHaX8o2SJAXFvm77QyH50/yhidIDeoS9B4OY/C3ABjZZmGn/ED8oNP6LsuUyc3Q gkRTU4YX3jf8feUCuyVJuzDu5JDzCFvBcB3qZ7L3ZqOyfSPG2RolLULaLE76V5RTqf5L Do+0xSIFD1K3c8+u0iM0up2VoefrZIk8LH08E08eC6WJIw9n3R675LEP1DTd7IzoEBd8 FIIQ== X-Forwarded-Encrypted: i=1; AJvYcCXkGi6AZsdASZ4gpWbCZ18HMkK8aWMmvXt3sKpg3IU7jf/17coHIDrwneLtYcPaQWqmnVXVtwoykk+F@vger.kernel.org X-Gm-Message-State: AOJu0YwmVUMdIGQAT2uj+yYZ5jEy0M1C4fYZBHcL7VuNME/WQ1nzlRFw J4jRjX17pemWyQDOPNScsvi8hPHeQrHeUvcvzSDkN4Z5pJyF8ZJvcYJmCzSm/OcsXOxxM++6R4j sDTxm X-Gm-Gg: ASbGnctSGxfPcFUv47jByLRtmKS7xdkFL8yT+DZRabVDZMyWHuBsFd7YXJCqhD0Ly3V /pJTu8CBdt60ZgcQeaLsf9sc2hYahC8oQ5TPhoqtcLdtdFEai+GTXZHjK3BREyOWKWOe3Rexohs Lz02mtUP1G1S9RZHEUzOmBqt/aF/KeZbDbg9jKSvxlUxHFlC9bEpvG2keEGgkufBEIc21AswtVi 6Q/KzwpNp440IOw8NcrxsxoFawpY2Q0bKfHXdcTmYAHfp0a4qTZW5lvlE/3jO7ZJIQysqTot6p2 oGQcS9omJOkHD4R+OOUEdkeT8YaCt9nKNAClFKcJ6fHMALKzdXB6OvwoRPv8FLGuEURSpcjAhyh B7vyV/94nl0yShIZ/o1CqpAq8TqqVU/b0SWdFBHF3RSI= X-Google-Smtp-Source: AGHT+IEZnPyiX9zPgtHCPY0Gj5f3YF+XX20JUZSlTSApuNgq3hFjaMsYQnCWDPD1krWsK+v+e2L12A== X-Received: by 2002:a05:600c:6288:b0:45b:86ee:415f with SMTP id 5b1f17b1804b1-467e63be254mr27573835e9.6.1758290189985; Fri, 19 Sep 2025 06:56:29 -0700 (PDT) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:8ffd:205a:6719:49c1]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4613d14d212sm144913025e9.12.2025.09.19.06.56.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Sep 2025 06:56:29 -0700 (PDT) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com Subject: [PATCH v4 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Fri, 19 Sep 2025 15:56:17 +0200 Message-ID: <20250919135618.3065608-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250919135618.3065608-1-daniel.lezcano@linaro.org> References: <20250919135618.3065608-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible = "nxp,s32g2-sar-adc"; + reg = <0x401f8000 0x1000>; + interrupts = ; + clocks = <&clks 0x41>; + dmas = <&edma0 0 32>; + dma-names = "rx"; + }; -- 2.43.0