From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-io1-f52.google.com (mail-io1-f52.google.com [209.85.166.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A967931E10B for ; Fri, 19 Sep 2025 15:59:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758297564; cv=none; b=MbfqHLTbVk8O04l2AjfSdBShV3OvATKHi4xI8Z/DhvpmCqK38btzEg//90l2YJkVT/t2lkknSrg/9Nw6V6w7iQvDxtkMilBEhTbWMxsEiLa94qInFQgq08Noqh9+9tNs7dhHbJNWB1h8HkzEynTGELfblgO/bqBnpIxYYu/G++4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758297564; c=relaxed/simple; bh=Tu1m4SIRyMkNsGkWApazWOavfNUwGLJRvb/wyPROHUs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rW8UJoXW1RwbKItFPBIsm9qUgKqZQMr5dfLJRRgPmpLCD3fO7VumtOmluv0ZhdFrINp8dNeiwr/Xfc5Ocq9fb+oXYkFpddLCVUMxV2FtCHCEpfxTFeURcKNVfYstADiDXMKrL5cdB6PCdS8u4slIDQg1V4i9UfzlmoEsxsUA620= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=Zu18OeFk; arc=none smtp.client-ip=209.85.166.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="Zu18OeFk" Received: by mail-io1-f52.google.com with SMTP id ca18e2360f4ac-8a72cb31fabso21468739f.1 for ; Fri, 19 Sep 2025 08:59:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1758297560; x=1758902360; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vWnIy3h9DqFi8hL/FxVYtOO+Zhw2LnLXlA055wp2jTg=; b=Zu18OeFkPlFFZybfRIkOfkJjbmxFVzmmgbgxYEb5iPVVJc4AoiO9PNl7GJ9HpfkzGn j0PD+rvdyFdlZRqq5Jhatvw0UnhGKtIMfJGYUz1vq7fvcIWQisjIegKrMmmyHWwMKPB7 Cw2lZJa89MLNmC+TMHetXXFrSPp+UlFelvH7SO5l/1HyfyDzim/DB9zmca9/ZhNhQhs1 PpRvq5v0HibR6YbtUd//vrfFpchj+9t+MtGZutgsna7T0+NXJut49S5fDj+XHExs9Wn2 D3dw4RtDcknWSEHUC8Awb5zzE+R3iNp2/RrQuZuw7umK8ns1eKKkwncaKvyaFxYJ9XKX rS+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758297560; x=1758902360; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vWnIy3h9DqFi8hL/FxVYtOO+Zhw2LnLXlA055wp2jTg=; b=gjjwbqamYxdB1IbwgVc80fB9k8yy1lNgci7tcSLylkVINynRaLcjOqtAwc1D2aLf+v Ad4+3cish/jVmG3e1dfVmjf1bYqJUl1kju8sOg0cIuYXaePpnR102OQlyBqihv52xU0P qZ9Dxa0pnJHeTaEPV9O/3xk1/0icXrKhgw5Z4f+xv33ZjkwUOELf4gXXNeB0eel8bmfz MAz1dSOzKcEBbBYJm5zE1bWGtpcJYSP0ioTUb/euX9xpgx0uIJCoq+XTfC2PYEzbE/Mw DglMUgxa9V2Hh9wtPAsT3Dwdk3+7pJ91A93QOCbb8Y8aObhNwjyN/RLsqMHrh18nFvZj lKag== X-Forwarded-Encrypted: i=1; AJvYcCV8Q/6xQmUlovKg5T7cnlFfSRlQQphIb1NsxIwD1giVHFRW8EYLVrfTa6nC+5Y9BQsDj8ZfSPcYmkM+@vger.kernel.org X-Gm-Message-State: AOJu0Ywr7hMDPRmxUPBB6jzWdORKCAuTgrEuHTMNapazEan2KopBCtq0 dvK766hLHsxZBp9GOFf3Pf1NNWketvzpa/7n52Hgvc1YRxKUg8Zl2K5lbSZukVFEJkw= X-Gm-Gg: ASbGncvvvakFSg4T/TSuB44cZqw/e0ujk6HDyTlmbUXcjPhT5LsENRM1Fl/3DCdYg7B r9/AJR9xTesbvN9GlCwf96dW3hbekW+peQgrabw6JLExw2qoPMVEzHYDi5u/ZyOlABI/sY4Sno2 i6U1MPVcc/cC1U6SJ0ziIRtKuBQTzAlfX5lyrikkRsiTXg9Pp5JIHG6hE8e2LNCHTOdhn0Zm/SB MJ6qeIc4RH4PvyWKIEqM2RWRrG4NpwYh90KJ3DyRKJNC1Z7VNHvsVtKOY/lARRU26bxJmNPyDX4 HJimJg7AEW7kzowgD+g0Rte/iqr8CSCT+mwQAlrXsV//rEDGaGyglW4XROu5Rbpe87VSWsObT8T rOUPmlPd+wAY9sic/l0dqZDDUtAQgzogTaUfPClYIKSwdzpmM4LZsOfvSypbGyKpeXJZljT7tU6 Dx X-Google-Smtp-Source: AGHT+IFmv81oG4pNPO8796J1c2ykEr19sbWYjJP5tljzK54z44hQ4+akVUbqKVCyKhhKtpuWSkCbWw== X-Received: by 2002:a05:6e02:ef4:b0:423:4ff6:aad3 with SMTP id e9e14a558f8ab-424416da9fdmr93720785ab.7.1758297559632; Fri, 19 Sep 2025 08:59:19 -0700 (PDT) Received: from zippy.localdomain (c-75-72-117-212.hsd1.mn.comcast.net. [75.72.117.212]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-53d50aa460bsm2250898173.52.2025.09.19.08.59.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 19 Sep 2025 08:59:19 -0700 (PDT) From: Alex Elder To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: dlan@gentoo.org, ziyao@disroot.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, p.zabel@pengutronix.de, spacemit@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/3] dt-bindings: spi: add SpacemiT K1 SPI support Date: Fri, 19 Sep 2025 10:59:11 -0500 Message-ID: <20250919155914.935608-2-elder@riscstar.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250919155914.935608-1-elder@riscstar.com> References: <20250919155914.935608-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for the SPI controller implemented by the SpacemiT K1 SoC. Signed-off-by: Alex Elder --- v2: - Use enum rather than const for the binding compatible string - Omit the label and status property in the binding example - No more spacemit,k1-ssp-id property - Interrupts no longer specified with interrupts-extended .../bindings/spi/spacemit,k1-spi.yaml | 87 +++++++++++++++++++ 1 file changed, 87 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/spacemit,k1-spi.yaml diff --git a/Documentation/devicetree/bindings/spi/spacemit,k1-spi.yaml b/Documentation/devicetree/bindings/spi/spacemit,k1-spi.yaml new file mode 100644 index 0000000000000..a6978212ff570 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spacemit,k1-spi.yaml @@ -0,0 +1,87 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/spacemit,k1-spi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SpacemiT K1 SoC Serial Peripheral Interface (SPI) + +maintainers: + - Alex Elder + +description: + The SpacemiT K1 SoC implements a SPI controller that has two 32-entry + FIFOs, for transmit and receive. Details are currently available in + section 18.2.1 of the K1 User Manual, found in the SpacemiT Keystone + K1 Documentation[1]. The controller transfers words using PIO. DMA + transfers are supported as well, if both TX and RX DMA channels are + specified, + + [1] https://developer.spacemit.com/documentation + +allOf: + - $ref: /schemas/spi/spi-controller.yaml# + +properties: + compatible: + const: spacemit,k1-spi + + reg: + maxItems: 1 + + clocks: + items: + - description: Core clock + - description: Bus clock + + clock-names: + items: + - const: core + - const: bus + + resets: + maxItems: 1 + + interrupts: + maxItems: 1 + + dmas: + items: + - description: RX DMA channel + - description: TX DMA channel + + dma-names: + items: + - const: rx + - const: tx + +required: + - compatible + - reg + - clocks + - clock-names + - resets + - interrupts + +unevaluatedProperties: false + +examples: + - | + + #include + spi@d401c000 { + compatible = "spacemit,k1-spi"; + reg = <0xd401c000 0x30>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&syscon_apbc CLK_SSP3>, + <&syscon_apbc CLK_SSP3_BUS>; + clock-names = "core", + "bus"; + resets = <&syscon_apbc RESET_SSP3>; + interrupts = <55>; + dmas = <&pdma 20>, + <&pdma 19>; + dma-names = "rx", + "tx"; + }; -- 2.48.1