From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f44.google.com (mail-lf1-f44.google.com [209.85.167.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4A2D2F28F5 for ; Wed, 8 Oct 2025 07:31:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759908683; cv=none; b=anFoIz6xr+fG2qICbDRJWQ6ZDyuoOBESmCe7JENrWr/SRf5nKs2hjHuwEu42Bpi6VA1lgh/Xyw8r3u5m/oFbxDjBgm1xqxJ2zN3xx1jRehKkNKw6wQQ5y+r5/Qqs5/rO5trF5uwKGZ51rLhGMhEbeiqIX4/6+vrQ9HHsvcFB4ec= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759908683; c=relaxed/simple; bh=7dAHRT2r7ftPVN1rS5b3fLL9XXBwlAPnHlEMfM9TlgA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Nv19CZxeFGZAtBU+v5UoNtFnkQK+4PIrCcVm1yG9p1IJPFsI5ccnKy6YHP4cxwYjZ6t/wbsWOd+cUhQbkBwSauCfeetuNB86cZHZCekjsF//zFNgG/Msv2p6kowKOapjL54N8aYrnin+oHNm5nrpyWD+3vgZVlbkJcgzgzo6nsQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HC63w0IV; arc=none smtp.client-ip=209.85.167.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HC63w0IV" Received: by mail-lf1-f44.google.com with SMTP id 2adb3069b0e04-57933d3e498so9757732e87.3 for ; Wed, 08 Oct 2025 00:31:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1759908679; x=1760513479; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=HC63w0IVEJO2+Ai2+MASIXbe41FALbGsbXtwYzpJUnPkTN/8g2eo2XBI6cAuDZrSNL y0txA+GPYvQ7IOmHGFicDeHhJEYZHAhWsIpplNM4iwbSI1nYd+UShSk1H9WO2cP4xcAF XI0I6HcCsBa0ekR1JA3lYg8xBfqAtO5wPZJABB89b9NMwnHixRgsDoJlhuz1VSDPnDWZ O5PgD7h0jWjNsDfo0j6AlorU38qVcOovkdXKPgF3ZJx8Ys8TfybM4lOfBYQ+cmlTcf1n tUWXbB/+yVoB8NAis0s74TCL2ASxBorVzbmRgQlW/PfQU4uHZr1UlP1RH4ogxMNxd63f b0PQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759908679; x=1760513479; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=bi5aRvGf6DTynhS5U2VWm+cNH3OEykxFxXGR8e7goDlR3tGV2A92K3WMwNG7iNMv7j 4IwFF2Gba/mn1GmwJaClZyj8GEZxlX2r2nG6ATUSf/Qn5uhoV3me9rbYwgHswT/cJbMy C0lYA6qqTIYnh329mMqo0FlLVjFKbUAcVlUw7QNMkA5R2hEJRobZ1PsZNrx+RAabhD80 RYM3s4P5UBBlAQy09roQDWIHjrqBbCF4mGyBOKT6guqP1xcmisYYZrFDxIX2GClWE6n/ Uvr4E9Wlro7r97wWx1jI4ZA+VusaDmnDyoT8we+6C9mRlYwOIQfzdRUoH/B/ecqrTyKM 0Kig== X-Forwarded-Encrypted: i=1; AJvYcCXmJ7wyd82xwrhjtMvPzO3pW4YoXt/G5lISOBveDgZjlsJmaUOkLHHvOq/zZ813FhXX7QbbVJWVVEWP@vger.kernel.org X-Gm-Message-State: AOJu0YwyzhlDUEL1wnW9LOWCK16XrTLZy3gvnhPWJV/L7vcd79P6MF1m v4njVjWjLRL+arvfe1jkGQVnA/w8Fzneljc7yEjJyKo3ahuz8hohl7I2 X-Gm-Gg: ASbGncuJxdpZchZ1Ib8xBmVn405u41VGH1eqC4tVoZSIwPD/NWc+cM+87phzLrDmg43 m++vS5W5WK7ppXb7spDX8578wLsDvJ8WkcZuNHGSXZk28PXcRHdGg5G+j/YUXqkE29IAQqR1v7P x0LbJX7tSDRUBKNI1cQ0fplgd4OuLr+joQcloSL3fE28a+ZhpD0bN5OG1NcKLRRxWn5B7ym8el7 A3C5nnmpUPLcUSvsYccr6V77JmKCYEUz+HW+VDkqwLm66G78d0d8N1mbXK4qx3TM8jGcWOt7ekP VSx3ckZNGtCellOUxmkdPI4tSPcbtZrYQBQ/I4vjPRTkW542HZUYixhbBRERXToXbqgWlx/cxce crtH4H6+dnNqHhaUBX/7aO8oxNJhmnetDy/RGSw== X-Google-Smtp-Source: AGHT+IH6yVzn596rSyB3yJ9XBLWXz7u+miIMTSdihRGfwsNDTc+rfVY8kk2V15qCy1XHoAjhkBFITg== X-Received: by 2002:a05:6512:3daa:b0:585:c51e:e99d with SMTP id 2adb3069b0e04-5906d896bc4mr657722e87.3.1759908678413; Wed, 08 Oct 2025 00:31:18 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-58b0118d22bsm6911016e87.85.2025.10.08.00.31.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Oct 2025 00:31:18 -0700 (PDT) From: Svyatoslav Ryhel To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Sowjanya Komatineni , Luca Ceresoli , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , Linus Walleij , Mauro Carvalho Chehab , Greg Kroah-Hartman , Svyatoslav Ryhel , =?UTF-8?q?Jonas=20Schw=C3=B6bel?= , Dmitry Osipenko , Charan Pedumuru , Diogo Ivo , Aaron Kling , Arnd Bergmann Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-staging@lists.linux.dev Subject: [PATCH v4 03/24] dt-bindings: clock: tegra30: Add IDs for CSI pad clocks Date: Wed, 8 Oct 2025 10:30:25 +0300 Message-ID: <20251008073046.23231-4-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20251008073046.23231-1-clamor95@gmail.com> References: <20251008073046.23231-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Tegra30 has CSI pad clock enable bits embedded into PLLD/PLLD2 registers. Add ids for these clocks. Additionally, move TEGRA30_CLK_CLK_MAX into clk-tegra30 source. Signed-off-by: Svyatoslav Ryhel Acked-by: Krzysztof Kozlowski --- drivers/clk/tegra/clk-tegra30.c | 1 + include/dt-bindings/clock/tegra30-car.h | 3 ++- 2 files changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c index ca367184e185..ca738bc64615 100644 --- a/drivers/clk/tegra/clk-tegra30.c +++ b/drivers/clk/tegra/clk-tegra30.c @@ -53,6 +53,7 @@ #define SYSTEM_CLK_RATE 0x030 #define TEGRA30_CLK_PERIPH_BANKS 5 +#define TEGRA30_CLK_CLK_MAX 311 #define PLLC_BASE 0x80 #define PLLC_MISC 0x8c diff --git a/include/dt-bindings/clock/tegra30-car.h b/include/dt-bindings/clock/tegra30-car.h index f193663e6f28..763b81f80908 100644 --- a/include/dt-bindings/clock/tegra30-car.h +++ b/include/dt-bindings/clock/tegra30-car.h @@ -271,6 +271,7 @@ #define TEGRA30_CLK_AUDIO3_MUX 306 #define TEGRA30_CLK_AUDIO4_MUX 307 #define TEGRA30_CLK_SPDIF_MUX 308 -#define TEGRA30_CLK_CLK_MAX 309 +#define TEGRA30_CLK_CSIA_PAD 309 +#define TEGRA30_CLK_CSIB_PAD 310 #endif /* _DT_BINDINGS_CLOCK_TEGRA30_CAR_H */ -- 2.48.1