From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f73.google.com (mail-pj1-f73.google.com [209.85.216.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 92F75302760 for ; Fri, 10 Oct 2025 20:16:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.73 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760127392; cv=none; b=am+ZxyOCxK54bPJZOJ0x1bxxZGeKv7aVU6mnVj6EDz/7gcoD8lmkm8N5Cq7KY8noWF/eWUSrt6Zj66m+Tc+k0kifxlmHBH7SZf//eydwLbCvxuW9uj27I2Ckm+vU6TIZFLc4QldGqp0ASJ6oHz7s/ndVHaa/4GKd9DXA71U8g6o= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760127392; c=relaxed/simple; bh=5laxyqh7RGrWvj7i4MuNeBhW45V+0GW5m1xO8+53Fn4=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=u45Cyqzyx1MCaH8jPd8UZKH6ckPHKdGYvAsy6OYaTNUWNGRS/KxpByrBHhUffAAyWP03tnw7H+tOYUM7MYGJrqBeFlZ5oUtiMKE47w+561zwnzyPSKyZ7usBOOp370ChmDY+W075n6YwI2UZ8l4E6yEVP7ylgc7SPb5C0xGOSJ4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--royluo.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=WNT4nE6/; arc=none smtp.client-ip=209.85.216.73 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--royluo.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="WNT4nE6/" Received: by mail-pj1-f73.google.com with SMTP id 98e67ed59e1d1-32ec67fcb88so5108287a91.3 for ; Fri, 10 Oct 2025 13:16:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1760127390; x=1760732190; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=rDMjRNZuXBcadxapfJv5DZnyvTWebZelvolDUVBwbeA=; b=WNT4nE6/hYpYSD2D400uErVO+dV2m9ZDnCKnmwkjkAmGjHZCBb/YDtYnAu7cDe6ea9 kS1Tf+Nt7ez5xbfw2dcTeJoClyiKFVmV1EzP27ve8qBgmMOnKMVSO978Bb3PLduj28mh V0NJEm5gMawxi0BOkmV14f4b0CUU5oI1CxmGe9nbrMvjXdXUev3p6oHeA1rZ0XGJaqOB 9F40YpXACBfNOXkYcArsSdf2pv4GdYcTERevZ8iqzy6gArGq8LuFw4mNKMZNqOrPd0+I g9qVHG+4Grla7lAMy1PxUiaXFPkGNi4UgvcjmRg2iG4qS3rCe27/6pm/8P4W+T7WMI0G t6Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760127390; x=1760732190; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=rDMjRNZuXBcadxapfJv5DZnyvTWebZelvolDUVBwbeA=; b=swguluP2Cv/FnF3PyisN3rQI69XMhgn3zpe/yrt+GmozA7WWoIMk2aApR9HpLSlsDc rVnYIcuiPHm+0LSDmr36A9/hVbir44tPwHWAj0A0oL+vOP6WKJZKCeAmn9EMRtV9NCCP aeOLLJHXa5CPXfLmeFt2MPTxaLgB93ANCXmGgHYqB7kvFnPM4nULYqls+OXSeqsXfmOt wRABEt0abDC7B/uDoIVopC3m+yWnSsbF2PTPht8+D6vbNdzNYQ6vxEsQeQKSflauo7u6 j8QkQZ0RjsXHeyJucd+bIxlMsFoQvbL6ASDkpN7L0b+8W9mS6bArZV9LyUA2o7Cit5HU beWA== X-Forwarded-Encrypted: i=1; AJvYcCVQY+YSEfm37yaIwe4JVal8PVrejaHqXHHcpO0xTpYqe6vjQhmVHbXY+2w0gVaMw7t7oFyiWVnd7Zm0@vger.kernel.org X-Gm-Message-State: AOJu0YxhBSinp2tp+suJMZOysy7TIDD8+Wt5nozWgFgnD7uzY3/UZm+T e8ohhOt3vkdYu/adeGjWrx1TZnXr96Cd9QVG/MxMHTYy2cvA7VvAacu+sU8S6MgXl4tgft8M8TH Zfwv42A== X-Google-Smtp-Source: AGHT+IG2O2/hmz4EGHxbz6LI/FnWz/lYeOwpP5uEupOv3mruD2AaSSt/AAWUjN2TixtwciX5BwSqJ0FHSFw= X-Received: from pjff6.prod.google.com ([2002:a17:90b:5626:b0:330:6c04:207]) (user=royluo job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:4a83:b0:32e:b87e:a961 with SMTP id 98e67ed59e1d1-33b511173bfmr19125944a91.5.1760127389914; Fri, 10 Oct 2025 13:16:29 -0700 (PDT) Date: Fri, 10 Oct 2025 20:16:06 +0000 In-Reply-To: <20251010201607.1190967-1-royluo@google.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20251010201607.1190967-1-royluo@google.com> X-Mailer: git-send-email 2.51.0.740.g6adb054d12-goog Message-ID: <20251010201607.1190967-4-royluo@google.com> Subject: [PATCH v3 3/4] dt-bindings: phy: google: Add Google Tensor G5 USB PHY From: Roy Luo To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Greg Kroah-Hartman , Thinh Nguyen , Philipp Zabel , Peter Griffin , "=?UTF-8?q?Andr=C3=A9=20Draszik?=" , Tudor Ambarus Cc: Joy Chakraborty , Naveen Kumar , Roy Luo , Badhri Jagan Sridharan , linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Document the device tree bindings for the USB PHY interfaces integrated with the DWC3 controller on Google Tensor SoCs, starting with G5 generation. The USB PHY on Tensor G5 includes two integrated Synopsys PHY IPs: the eUSB 2.0 PHY IP and the USB 3.2/DisplayPort combo PHY IP. Due to a complete architectural overhaul in the Google Tensor G5, the existing Samsung/Exynos USB PHY binding for older generations of Google silicons such as gs101 are no longer compatible, necessitating this new device tree binding. Signed-off-by: Roy Luo --- .../bindings/phy/google,gs5-usb-phy.yaml | 88 +++++++++++++++++++ 1 file changed, 88 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/google,gs5-usb-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/google,gs5-usb-phy.yaml b/Documentation/devicetree/bindings/phy/google,gs5-usb-phy.yaml new file mode 100644 index 000000000000..a40de31ac768 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/google,gs5-usb-phy.yaml @@ -0,0 +1,88 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) 2025, Google LLC +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/google,gs5-usb-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Google Tensor Series (G5+) USB PHY + +maintainers: + - Roy Luo + +description: | + Describes the USB PHY interfaces integrated with the DWC3 USB controller on + Google Tensor SoCs, starting with the G5 generation. + Two specific PHY IPs from Synopsys are integrated, including eUSB 2.0 PHY IP + and USB 3.2/DisplayPort combo PHY IP. + The hardware can support three PHY interfaces, which are selected using the + first phandle argument in the PHY specifier:: + 0 - USB high-speed. + 1 - USB super-speed. + 2 - DisplayPort + +properties: + compatible: + const: google,gs5-usb-phy + + reg: + items: + - description: USB2 PHY configuration registers. + - description: DisplayPort top-level registers. + - description: USB top-level configuration registers. + + reg-names: + items: + - const: u2phy_cfg + - const: dp_top + - const: usb_top_cfg + + "#phy-cells": + const: 1 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + + power-domains: + maxItems: 1 + + orientation-switch: + type: boolean + description: + Indicates the PHY as a handler of USB Type-C orientation changes + +required: + - compatible + - reg + - reg-names + - "#phy-cells" + - clocks + - resets + - power-domains + - orientation-switch + +additionalProperties: false + +examples: + - | + soc { + #address-cells = <2>; + #size-cells = <2>; + + usb_phy: usb_phy@c410000 { + compatible = "google,gs5-usb-phy"; + reg = <0 0x0c450014 0 0xc>, + <0 0x0c637000 0 0xa0>, + <0 0x0c45002c 0 0x4>; + reg-names = "u2phy_cfg", "dp_top", "usb_top_cfg"; + #phy-cells = <1>; + clocks = <&hsion_usb2_phy_reset_clk>; + resets = <&hsion_resets_usb2_phy>; + power-domains = <&hsio_n_usb_pd>; + orientation-switch; + }; + }; +... -- 2.51.0.740.g6adb054d12-goog