From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mout-p-102.mailbox.org (mout-p-102.mailbox.org [80.241.56.152]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6948E27FB2D; Sat, 11 Oct 2025 17:03:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=80.241.56.152 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760202190; cv=none; b=OLyGl1q+8ZNFSefJ/SXjRrAQ9j9WevlRySl3lGYkQ+vmAwQ0ZTqp1pcvU3f771jUs60NaO+sEYC4M9JN0fIYbtvwWXpPnJvLfu4y05yD9h0uAesOCbrFe96y0rRXRyJDYvkhjCEWrgR0gf5tq4XC5V4vSHhqGKrT07anTlI9XCo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760202190; c=relaxed/simple; bh=Q4lPOBDYxjH9B1GS58kZbLrCSOpd70Sfg6XUYGNc6J4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=V6BW055je+SeG9UgfLY4IMg6KertXaWxia4RUZucqdoIXsVAVUW+jWhfolXP926ok/mULYO4B7Vb6TIjDF07jWM0XYuUG+uFoiIRmmudGNkcHdRSIQcZNZSf/YdbvyoqMMB3z+HgTxOk+mYUObl+v3h0x25/88OgeJIqtfRlB6A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org; spf=pass smtp.mailfrom=mailbox.org; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b=W9L18Xf/; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b=BgHJ0C3w; arc=none smtp.client-ip=80.241.56.152 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=mailbox.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mailbox.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b="W9L18Xf/"; dkim=pass (2048-bit key) header.d=mailbox.org header.i=@mailbox.org header.b="BgHJ0C3w" Received: from smtp102.mailbox.org (smtp102.mailbox.org [IPv6:2001:67c:2050:b231:465::102]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by mout-p-102.mailbox.org (Postfix) with ESMTPS id 4ckVKw5yb3z9tYT; Sat, 11 Oct 2025 19:03:00 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org; s=mail20150812; t=1760202180; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=W4YPJPdQiVhw9NqJsDPC+3PQv9/PFHD3QyzwquWac6k=; b=W9L18Xf/lUvHePM1L/7Qx9Uazpeg9ag4Q41hDfNaCSnJI2EBeuo2UnIMg/+Q+vYna8NQs7 C9cQ2P8pYdctkB68hETu7T+EgU1fV7VnzUIq06aLsg1mQUr08k9Q7NV23+HbfP6sbqZHHi 5MZqX0N+fyJ5Cto6ZPct1VR3p+0kfNRSXKVXAkuObaT/A4UmgLCiBxfBCuN7uuGXAGrTvj m94dqIg39TRfWKFvR0lmQ0L+FeN3S13CpCitep31XtKRRh9PolC94sXy+9qbytTlmxHpQs 2sRMG8agz8g23XtKlaqEaW0solrrL0GGxxdqKHl3WvMxbvOeP/+NIid4BOSiEg== Authentication-Results: outgoing_mbo_mout; dkim=pass header.d=mailbox.org header.s=mail20150812 header.b=BgHJ0C3w; spf=pass (outgoing_mbo_mout: domain of marek.vasut@mailbox.org designates 2001:67c:2050:b231:465::102 as permitted sender) smtp.mailfrom=marek.vasut@mailbox.org From: Marek Vasut DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mailbox.org; s=mail20150812; t=1760202178; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=W4YPJPdQiVhw9NqJsDPC+3PQv9/PFHD3QyzwquWac6k=; b=BgHJ0C3wdQdx7H+rA8LO5qpnQkOwqQAtu/RgqcYWkG2/QJhQ7K0R7vZ3cI/R3STI86Nj5R rWMRH0A5E1da/mo0Zks8/ELmH3wWitd/8l5u8ym49SDnuyz+LJJx+PoWx3z21QHD9TKSqF AqcutYu8WSkxcJhd3ro0THFrxxWm3ccBO44dMGUZttMXJWYL5UPz8f1MtNbO8lOQjoEG31 VMHtdcuXZj9SoH25jsPTJB9uWV7iQdrU9ckdiyhVaMQ/me6tPinuwVPmobtW6JNd6iEv9Y m62VKRTVPJA5wxOvwzbk3MIYuaRWssPd3vQUk20wGcc2gSvKRDbiBgH2EaxWCQ== To: dri-devel@lists.freedesktop.org Cc: Marek Vasut , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Laurent Pinchart , Liu Ying , Lucas Stach , Peng Fan , Pengutronix Kernel Team , Rob Herring , Shawn Guo , Thomas Zimmermann , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 03/39] dt-bindings: display: imx: Document i.MX95 Display Controller processing units Date: Sat, 11 Oct 2025 18:51:18 +0200 Message-ID: <20251011170213.128907-4-marek.vasut@mailbox.org> In-Reply-To: <20251011170213.128907-1-marek.vasut@mailbox.org> References: <20251011170213.128907-1-marek.vasut@mailbox.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-MBO-RS-ID: a534c7c1c8bbdbaffdb X-MBO-RS-META: gkgwfxqpfm3goitg9wuaor9w9666d9h4 X-Rspamd-Queue-Id: 4ckVKw5yb3z9tYT Freescale i.MX95 Display Controller is implemented as construction set of building blocks with unified concept and standardized interfaces. Document all new processing units present in i.MX95. Signed-off-by: Marek Vasut --- Cc: Abel Vesa Cc: Conor Dooley Cc: Fabio Estevam Cc: Krzysztof Kozlowski Cc: Laurent Pinchart Cc: Liu Ying Cc: Lucas Stach Cc: Peng Fan Cc: Pengutronix Kernel Team Cc: Rob Herring Cc: Shawn Guo Cc: Thomas Zimmermann Cc: devicetree@vger.kernel.org Cc: dri-devel@lists.freedesktop.org Cc: imx@lists.linux.dev Cc: linux-arm-kernel@lists.infradead.org Cc: linux-clk@vger.kernel.org --- .../imx/fsl,imx8qxp-dc-constframe.yaml | 4 +- .../imx/fsl,imx8qxp-dc-display-engine.yaml | 45 +++++++++++++--- .../display/imx/fsl,imx8qxp-dc-extdst.yaml | 4 +- .../display/imx/fsl,imx8qxp-dc-fetchunit.yaml | 1 + .../display/imx/fsl,imx8qxp-dc-framegen.yaml | 13 ++++- .../imx/fsl,imx8qxp-dc-layerblend.yaml | 4 +- .../imx/fsl,imx8qxp-dc-pixel-engine.yaml | 52 +++++++++++++++--- .../display/imx/fsl,imx8qxp-dc-tcon.yaml | 5 +- .../bindings/display/imx/fsl,imx8qxp-dc.yaml | 53 ++++++++++++++++--- 9 files changed, 153 insertions(+), 28 deletions(-) diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-constframe.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-constframe.yaml index 94f6785636085..3a585b3b9a789 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-constframe.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-constframe.yaml @@ -18,7 +18,9 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-constframe + enum: + - fsl,imx8qxp-dc-constframe + - fsl,imx95-dc-constframe reg: maxItems: 2 diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-display-engine.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-display-engine.yaml index 91f3bb77d8d0d..aba818546028b 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-display-engine.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-display-engine.yaml @@ -16,7 +16,9 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-display-engine + enum: + - fsl,imx8qxp-dc-display-engine + - fsl,imx95-dc-display-engine reg: maxItems: 2 @@ -42,10 +44,10 @@ properties: maxItems: 1 "#address-cells": - const: 1 + enum: [1, 2] "#size-cells": - const: 1 + enum: [1, 2] ranges: true @@ -58,13 +60,23 @@ patternProperties: compatible: const: fsl,imx8qxp-dc-dither + "^domainblend@[0-9a-f]+$": + type: object + additionalProperties: true + + properties: + compatible: + const: fsl,imx95-dc-domainblend + "^framegen@[0-9a-f]+$": type: object additionalProperties: true properties: compatible: - const: fsl,imx8qxp-dc-framegen + enum: + - fsl,imx8qxp-dc-framegen + - fsl,imx95-dc-framegen "^gammacor@[0-9a-f]+$": type: object @@ -90,13 +102,15 @@ patternProperties: compatible: const: fsl,imx8qxp-dc-signature - "^tcon@[0-9a-f]+$": + "^tcon(@[0-9a-f]+)?$": type: object additionalProperties: true properties: compatible: - const: fsl,imx8qxp-dc-tcon + enum: + - fsl,imx8qxp-dc-tcon + - fsl,imx95-dc-tcon required: - compatible @@ -109,6 +123,25 @@ required: - "#size-cells" - ranges +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx95-dc-display-engine + then: + properties: + "#address-cells": + const: 2 + "#size-cells": + const: 2 + else: + properties: + "#address-cells": + const: 1 + "#size-cells": + const: 1 + additionalProperties: false examples: diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-extdst.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-extdst.yaml index dfc2d4f94f8eb..82a748b0024d4 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-extdst.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-extdst.yaml @@ -32,7 +32,9 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-extdst + enum: + - fsl,imx8qxp-dc-extdst + - fsl,imx95-dc-extdst reg: maxItems: 2 diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchunit.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchunit.yaml index 97fb6a4598d96..0e67322627a55 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchunit.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-fetchunit.yaml @@ -111,6 +111,7 @@ properties: - fsl,imx8qxp-dc-fetcheco - fsl,imx8qxp-dc-fetchlayer - fsl,imx8qxp-dc-fetchwarp + - fsl,imx95-dc-fetchlayer reg: maxItems: 2 diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-framegen.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-framegen.yaml index 9d1dc3a9de90e..dd83ac669478b 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-framegen.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-framegen.yaml @@ -16,18 +16,27 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-framegen + enum: + - fsl,imx8qxp-dc-framegen + - fsl,imx95-dc-framegen reg: maxItems: 1 clocks: - maxItems: 1 + minItems: 1 + maxItems: 6 + + clock-names: + minItems: 1 + maxItems: 6 interrupts: + minItems: 6 maxItems: 8 interrupt-names: + minItems: 6 items: - const: int0 - const: int1 diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-layerblend.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-layerblend.yaml index 2a6ab8a0ed7fc..6565b7acf47e4 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-layerblend.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-layerblend.yaml @@ -13,7 +13,9 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-layerblend + enum: + - fsl,imx8qxp-dc-layerblend + - fsl,imx95-dc-layerblend reg: maxItems: 2 diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-pixel-engine.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-pixel-engine.yaml index 633443a6cc380..2d0ee83e30b25 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-pixel-engine.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-pixel-engine.yaml @@ -17,19 +17,28 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-pixel-engine + oneOf: + - const: fsl,imx8qxp-dc-pixel-engine + - items: + - const: fsl,imx95-dc-pixel-engine + - const: fsl,imx8qxp-dc-pixel-engine reg: maxItems: 1 clocks: - maxItems: 1 + minItems: 1 + maxItems: 2 + + clock-names: + minItems: 1 + maxItems: 2 "#address-cells": - const: 1 + enum: [1, 2] "#size-cells": - const: 1 + enum: [1, 2] ranges: true @@ -48,7 +57,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-constframe + enum: + - fsl,imx8qxp-dc-constframe + - fsl,imx95-dc-constframe "^extdst@[0-9a-f]+$": type: object @@ -56,7 +67,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-extdst + enum: + - fsl,imx8qxp-dc-extdst + - fsl,imx95-dc-extdst "^fetchdecode@[0-9a-f]+$": type: object @@ -80,7 +93,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-fetchlayer + enum: + - fsl,imx8qxp-dc-fetchlayer + - fsl,imx95-dc-fetchlayer "^fetchwarp@[0-9a-f]+$": type: object @@ -104,7 +119,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-layerblend + enum: + - fsl,imx8qxp-dc-layerblend + - fsl,imx95-dc-layerblend "^matrix@[0-9a-f]+$": type: object @@ -138,6 +155,25 @@ required: - "#size-cells" - ranges +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx95-dc-pixel-engine + then: + properties: + "#address-cells": + const: 2 + "#size-cells": + const: 2 + else: + properties: + "#address-cells": + const: 1 + "#size-cells": + const: 1 + additionalProperties: false examples: diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-tcon.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-tcon.yaml index 7a3b77ea92c73..1f935b342f461 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-tcon.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc-tcon.yaml @@ -15,7 +15,9 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc-tcon + enum: + - fsl,imx8qxp-dc-tcon + - fsl,imx95-dc-tcon reg: maxItems: 1 @@ -26,7 +28,6 @@ properties: required: - compatible - - reg - port additionalProperties: false diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc.yaml index 0a72f9f0b5fda..1e8f559acb4de 100644 --- a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc.yaml +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dc.yaml @@ -48,13 +48,20 @@ maintainers: properties: compatible: - const: fsl,imx8qxp-dc + enum: + - fsl,imx8qxp-dc + - fsl,imx95-dc reg: maxItems: 1 clocks: - maxItems: 1 + minItems: 1 + maxItems: 6 + + clock-names: + minItems: 1 + maxItems: 6 resets: maxItems: 2 @@ -68,10 +75,15 @@ properties: maxItems: 1 "#address-cells": - const: 1 + enum: [1, 2] "#size-cells": - const: 1 + enum: [1, 2] + + fsl,syscon: + $ref: /schemas/types.yaml#/definitions/phandle + description: | + A phandle which points to Control and Status Registers (CSR) module. ranges: true @@ -90,7 +102,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-display-engine + enum: + - fsl,imx8qxp-dc-display-engine + - fsl,imx95-dc-display-engine "^interrupt-controller@[0-9a-f]+$": type: object @@ -98,7 +112,9 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-intc + enum: + - fsl,imx8qxp-dc-intc + - fsl,imx95-dc-intc "^pixel-engine@[0-9a-f]+$": type: object @@ -106,7 +122,11 @@ patternProperties: properties: compatible: - const: fsl,imx8qxp-dc-pixel-engine + oneOf: + - const: fsl,imx8qxp-dc-pixel-engine + - items: + - const: fsl,imx95-dc-pixel-engine + - const: fsl,imx8qxp-dc-pixel-engine "^pmu@[0-9a-f]+$": type: object @@ -125,6 +145,25 @@ required: - "#size-cells" - ranges +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx95-dc + then: + properties: + "#address-cells": + const: 2 + "#size-cells": + const: 2 + else: + properties: + "#address-cells": + const: 1 + "#size-cells": + const: 1 + additionalProperties: false examples: -- 2.51.0