From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED03431355C for ; Tue, 14 Oct 2025 12:39:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445591; cv=none; b=FYUHi9H2kE/q2nUitf6MVsKW/02bwzudy5WvKotIvXJ1Izrpr+YCmBIAB3qu4dY9bVDESpf3H21FWZtVVmsx9XSOVv6+BX4JpnMIlbOFMrhWWoOLqvipOI51K+aTxgrvCwUkTg12AXu4iHawxDwmX/7YcV0LzDckCYdHMW8jaeA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445591; c=relaxed/simple; bh=61wZACbGiApdxvo/q+Y5/hhZVi0w2Eepq6MN39OrES0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=H6SS1udo+eC5+3Ni9aJYkLusBI9q3ATjxMUwr7h0mxcC94+pUBGsJ/j1sLaXKys0Dh3Vq3I+kuJC5pK7b10oZmAFbxkGuKWA4EkkA316gvGjqinnTUi82JxCXmBgXbeFTQe+E7LvUGtyoRWmPuW7d0GcMnQeHKRTlR37yJs8Ugw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Yoe9al2D; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Yoe9al2D" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-46e47cca387so52695445e9.3 for ; Tue, 14 Oct 2025 05:39:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445587; x=1761050387; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JPSmW0Y5fO87JOKU3GosvnqWQZ3LgXUPPNLQhl6IPJA=; b=Yoe9al2D31Y44kWKrjLzyiQ+UcEogc++lW55ceW6/wKDRKhHR119nUimlK4+qdnXGb f823lOj8qJV6Zy0dy0gFgzR5iuI7txlkBHv4MGUbzp1a8krStSML/eHcXl059W+PEPK4 g5KaN4ghswYodHrp18QQxFBeBsMJM9PHp09XkokFSnC6MMqGhDHeI+VQ1MNXG3zf6/Bb Jnag+hkGYNtYEsj3nKPVlnqqcUfwacTowQR+I0oTHhdaGmljiHkUeWyLkIVG0o/mesUi k811PNKTJOXiHZ9A+DIZPBi+UOKD98L5lkgrihJYDRaXQZqTiVGMNl0bGNH8pta1tdJE NBRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445587; x=1761050387; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JPSmW0Y5fO87JOKU3GosvnqWQZ3LgXUPPNLQhl6IPJA=; b=kBXZp0AucE7nxGKhrttt0MJ9EnVEI66MHB3orj70LB+4rTwLKPUaWCb/lJtQ2WcfxA kUt8jAVbAyJK1eUeDm0DgOln122q++6/g+QIclv/aCNXJwS4BbMRa/mmFniwPY5DXbZJ ElkO/QIo3kuiy2O5ChvTtsRTdF185SBNB+hWnVG9q9gHj5kTT/ziHp1w1At8fNNdogMo e7dZ4krQH/456UiN3t+4Fsyv4+iGhVbq+lzQWimMJXfGMyo8wd8k/Fl4M5AHg7hpXPl3 /uk0ShuJ72Obms3sscx3mMb78X3fly+Y0t2G34vV29osA5KCnY1DbBbV2+JnVBS09odw WDjA== X-Forwarded-Encrypted: i=1; AJvYcCVgCWrqXEGVEFI/YXPWa6WclWHbp3/B5591eRODpd3kUwQHRKB4iXDcAtvg3A5HRrIVMYuW5yYAPRGL@vger.kernel.org X-Gm-Message-State: AOJu0YzLoZlApk7eAqzqgLp7yaSIOoxqEp8vE75szTzotH+YmrjKoW5o TidAE6Lyh/MN/ATWIYkMIuWex5lr644CB4JFWC/FNeFOVGOU3DUsqeZ7jlKdXw9BFss= X-Gm-Gg: ASbGnctD9TAfMuHqslbMx821j/BXhqpoxcrPKvw2VLNoj1LKU3wvM2EVmxxUcHJHRkk GcBpNtSe5xPj0bm6nMTBrqrWmcCwbRq2maptgDW4LxjFr4bQ7Dks8EP6xcc3DAR+WyIOkPwvAQa AZX0WHqcYPvAbWaNBE3ZopXP01LFSnC8aT126Ka8DysrOZhBXyRtJ1DUKuIiFd5ibamQQrWL+E7 JW3TaZpse621JB3rlYzKsM7WZLnTcOxEk9Nk/O8GY7QsUB6qkiKP1bzREGK8KWxRoJaGrWNRThQ I/l8xJcZvyml4TBmCpFIifOGzgweXDrGR8Q6tJyctV8oPzl8talsbMpC+XB5zjQ5GmhK9gkenJ2 fvHCWT/l2drHtSHIIOH0OQ6g0mT+5x5JACELotzGkHS/HMzkWfChW1w== X-Google-Smtp-Source: AGHT+IFhCx9LG/sNyz4QzAZ1teVlLZwSJZtjGv0gfJbr9mE552ZhSbiUgWa1Xour/JQpZ0Bv7eO7og== X-Received: by 2002:a05:600c:529a:b0:46e:37a3:3ec1 with SMTP id 5b1f17b1804b1-46fa9af1797mr169030655e9.24.1760445587067; Tue, 14 Oct 2025 05:39:47 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:45 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:26 +0300 Subject: [PATCH v2 1/7] dt-bindings: display: msm: Document the Glymur Mobile Display SubSystem Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20251014-glymur-display-v2-1-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=9474; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=61wZACbGiApdxvo/q+Y5/hhZVi0w2Eepq6MN39OrES0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kR4fmqhF8qbZW6hJZzSbltx8m9zF45nhh2Kg Pro0gY350uJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EeAAKCRAbX0TJAJUV VgVnEAC2j0tUBw+EdAg5gI5oEDd8MhEfnDUQGSDoNOHrU4hIf/k+z+uiRgJ9vHbiM4PDBWDlzGe LC8RHdaiMGgAtclw9dwuXgCG5EJLjVCN+RTPO8Aeeiqyeq8fCObVxx7guPGH19b7me3bkPjju9Z 5LAMx/c8a+f/R8NX2JzvWJfDUHrOeUXLGAigj5SbrrfzANaaa+wEaTZs5c17ho5gPtNpU/xeC3O wSHG2lIGwXGuuvT/Bn8AY2vBX6XDU8gnJ4ECp9wjc5JOR3x0AdiRy2xWZXGrydlEGftsah1kQDP pIPwXMpcq0rnmdiZhDcbnl2VphLtqGaxw1puMwBeci+h1Acl7DcVDCb2ZJ0Rv8TqpqhPEZGbs1v evTbcubBuirt5u6MihyaqjCSIaNduVwIAxt+ne65tagwaNehmx91niqlNDOuFWnANx4IElaERid 5Q8ATu0y8iO+WBag4EHtjqkZZcK8CbyOjaAycXWzEKmrCmZea9T6O+KsEfM2ntPgNnxNpsB4pFd D+ZHhNQN3Mo4MLc/InbTIOCUoIrKbdOzvZOWGaiq1dkeVizBedxH/KPVg/xKh6YhGpGPxGeyas/ nLaUogJSzojhIKvGgZfoK/YOHARfMRRq/8bybFiwNlgjapY0qId3DqbnMDgvpxEvkoZ1w9Z6fT3 yssWw7YfFl+a2dA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add MDSS/MDP display subsystem for Qualcomm Glymur SoC, which is is 2 minor version increase compared to SM8750. Signed-off-by: Abel Vesa --- .../bindings/display/msm/qcom,glymur-mdss.yaml | 264 +++++++++++++++++++++ 1 file changed, 264 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml new file mode 100644 index 0000000000000000000000000000000000000000..2329ed96e6cb37bf63a686e966aa81e690fc5dcd --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml @@ -0,0 +1,264 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,glymur-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Glymur Display MDSS + +maintainers: + - Abel Vesa + +description: + Glymur MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks like + DPU display controller, DP interfaces, etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,glymur-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dp + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dp-phy + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible = "qcom,glymur-mdss"; + reg = <0x0ae00000 0x1000>; + reg-names = "mdss"; + + interrupts = ; + + clocks = <&dispcc_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&dispcc_mdp_clk>; + clock-names = "bus", "nrt_bus", "core"; + + interconnects = <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names = "mdp0-mem", + "cpu-cfg"; + + resets = <&disp_cc_mdss_core_bcr>; + + power-domains = <&mdss_gdsc>; + + iommus = <&apps_smmu 0x1c00 0x2>; + + interrupt-controller; + #interrupt-cells = <1>; + + #address-cells = <1>; + #size-cells = <1>; + ranges; + + display-controller@ae01000 { + compatible = "qcom,glymur-dpu"; + reg = <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names = "mdp", "vbif"; + + clocks = <&gcc_axi_clk>, + <&dispcc_ahb_clk>, + <&dispcc_mdp_lut_clk>, + <&dispcc_mdp_clk>, + <&dispcc_mdp_vsync_clk>; + clock-names = "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks = <&dispcc_mdp_vsync_clk>; + assigned-clock-rates = <19200000>; + + operating-points-v2 = <&mdp_opp_table>; + power-domains = <&rpmhpd RPMHPD_MMCX>; + + interrupt-parent = <&mdss>; + interrupts = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu_intf1_out: endpoint { + remote-endpoint = <&dsi0_in>; + }; + }; + + port@1 { + reg = <1>; + dpu_intf2_out: endpoint { + remote-endpoint = <&dsi1_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-325000000 { + opp-hz = /bits/ 64 <325000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-375000000 { + opp-hz = /bits/ 64 <375000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-514000000 { + opp-hz = /bits/ 64 <514000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + displayport-controller@ae90000 { + compatible = "qcom,glymur-dp"; + reg = <0xae90000 0x200>, + <0xae90200 0x200>, + <0xae90400 0x600>, + <0xae91000 0x400>, + <0xae91400 0x400>; + + interrupt-parent = <&mdss>; + interrupts = <12>; + + clocks = <&dispcc_mdss_ahb_clk>, + <&dispcc_dptx0_aux_clk>, + <&dispcc_dptx0_link_clk>, + <&dispcc_dptx0_link_intf_clk>, + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks = <&dispcc_mdss_dptx0_link_clk_src>, + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents = <&usb_1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 = <&mdss_dp0_opp_table>; + + power-domains = <&rpmhpd RPMHPD_MMCX>; + + phys = <&usb_1_ss0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + mdss_dp0_in: endpoint { + remote-endpoint = <&mdss_intf0_out>; + }; + }; + + port@1 { + reg = <1>; + + mdss_dp0_out: endpoint { + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-160000000 { + opp-hz = /bits/ 64 <160000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + }; +... -- 2.48.1