From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CADE230F7FD for ; Wed, 15 Oct 2025 19:44:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760557478; cv=none; b=Wbg99JvagqUyMn2MQSQ67NLthZ0lfJfw/2OmdE8Z8WUezST8Fd3ohsd/m1/BnYa5HJdw5A3yaezBGiDF8k7kpzqjO2ICBU0gFfM514pj1faIqNl/xcYVAF8YtF23JUHYyu4EP/rEvfEXFX+Jr+iS5Mb/6fr9+sBEm+whVjccW80= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760557478; c=relaxed/simple; bh=an1IqI2DrpyzSR1UThF1rWbqQR6bxYIoSS+lWWmwVzI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=gXcQUboBvi2kuf6OSa4q+ax5X5Aa2PObN+Zr4yM0j9FlYf9F3NF1cp1R3JxNCKFX51U1YlJ+Bo0HN8OmoaGEvhdfYGrkJu+kqit2np+9xbwSuXL+yeJ/dVHe2beeAHEFz+4nE0wFytvQmHjk1XGFdcsLH5JCz4ifygu/0Nk7MrE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gcP6InBp; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gcP6InBp" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-426d5fc8c4bso76987f8f.3 for ; Wed, 15 Oct 2025 12:44:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760557475; x=1761162275; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=B8w0UBMRdn9WI7neqz6g09a5mjk21WNS8Jbq/ycntUs=; b=gcP6InBp5WkFw4Z8jdoVAqihvQtMd7PIaTSfNgwlBFgdZAYBXzT1qkc6zCYi0orm3O MAJzvh0g5BBmVg0SVLjzW9W0EpghZgnysDfmsbnX3dMRH5gnLihDvCVEwh4kqUMBzt3T +MtmaeahUIlvyNqGksssX9ayavRMbs9MbpUHsEK3/ZOyKaQwc3endIOFGVaw1yO5cjdd uwFTqdgvuZrVxNoo1xNrIiW1RBJwbS9S615xVRzhaSbeOzbXwcDeUzLszoh1vzbTGtQ0 3nJwJ5vIkhNdZpVS0nM/YbhAsaZOUveBnWr4di5cFDFKDg010JW/DF3AvGq2YVaMBlmi CVIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760557475; x=1761162275; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=B8w0UBMRdn9WI7neqz6g09a5mjk21WNS8Jbq/ycntUs=; b=H/ODRoNpnnectwcpK7w24N4R+nI7FrAieSqvl4zhr4/CaDr7WlKzMnwau1768NWOdf BX3ZGNKq8ItfO42lrh5Q7bjsmo40mYS/0VwY/bfp+Ymo8mDvyfMhu0ciL5Hy/8YkIC3R tvcSxexeFhcAXOfMuRlFKv7CESD1tQcX6rHD1Q+JVPrn5ykBGnD2C4A+E3rN0TWmOF0a /pNRAJMBVO+248o/AOqJO4ttZZK/6ADwjFojrsto8affYxbVxX3eUkxAFoNIf64n7Ldi nqmuf6UZWW5Uv7dVhdIZ9yKNALgO+eWvAqe2y+olUMOETmZ2ozpfZ9W6ZjEkizds4IpE RCdg== X-Forwarded-Encrypted: i=1; AJvYcCVd8F/g7rpiVn8NVbNqvuYnHNIQpZdkC/0uIiijshYQxoYLPvP5tyoPzoeJbW2y3SIZKrJMxYrrHDoV@vger.kernel.org X-Gm-Message-State: AOJu0YxEfdvEYkMBTBrO5RDBBNjLHlhZ2JdIfhETrVd/ZMQxmNdMwB2N +vL7ZvJh84XgqCstTgNfqymxb8qvNEZzLpEJZukmnAul6khHgqIQ1HcP X-Gm-Gg: ASbGncumRHuR6khV/R8Z2Rq5c2fbFEZh7CNUqwOL2Tfn32WX0VVwgvSIqorlW+/5J4X 3vZfBAmTv1PNgH5YnJtYqTi0BQuLVHZOqOyIufRHznVcjQvMh3N44qtjKpzmhRea99EksvtcImg b2kK6uh8Yp7ID1lV/KPF4Eu72/3Uuro3CBdSb7cRFupAyGm+bw5+yhGbe6e11/otxRstrPjj9hB 4l/MPSJ9rK1Xj7E42oK+5oUMAOEbS/Ru2u4jwdISD24tKE3UXN82VqSyVQBv4FS0G+UcFtm4Dxl zklDXHDc80EFvwcDDuSDdVl0K22EolM+AKGNAGIrRRfMqMwJ7zBAxoxfQlgmj5j2xxvQhHl6vWg dHjAbaZEPeeGOD8Yci0nyma5tdQ8exKLs/XdVqiQ5VS2AecoFzxfolCl0bCEjJ4JGFtscjZk8UN s5yHbXUMR9K55UFeAwhDHFSsit X-Google-Smtp-Source: AGHT+IG+GBr1YE4KVcrUzbBE3ts6hhB6sCOsDLrTE1cQZZNudItepM8k89VSCatdbgfO6EsS+bUEUA== X-Received: by 2002:a05:6000:4012:b0:3f3:3c88:5071 with SMTP id ffacd0b85a97d-4266e7c4f78mr11393933f8f.4.1760557475090; Wed, 15 Oct 2025 12:44:35 -0700 (PDT) Received: from d25728c254ff.v.cablecom.net (84-74-0-139.dclient.hispeed.ch. [84.74.0.139]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce5825aasm30291626f8f.14.2025.10.15.12.44.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Oct 2025 12:44:34 -0700 (PDT) From: Lothar Rubusch To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dinguyen@kernel.org, martin.petersen@oracle.com, pabeni@redhat.com, rostedt@goodmis.org, bhelgaas@google.com, l.rubusch@gmail.com Cc: arnd@arndb.de, matthew.gerlach@altera.com, tien.fong.chee@altera.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v6 07/11] ARM: dts: socfpga: add Mercury AA1 variants Date: Wed, 15 Oct 2025 19:44:12 +0000 Message-Id: <20251015194416.33502-8-l.rubusch@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20251015194416.33502-1-l.rubusch@gmail.com> References: <20251015194416.33502-1-l.rubusch@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Introduce support for Enclustra's Mercury+ AA1 SoM, based on Intel Arria10. This is a flexible approach to allow for combining SoM with carrier board .dtsi and boot-mode .dtsi in a device-tree file. Signed-off-by: Andreas Buerkler Signed-off-by: Lothar Rubusch --- .../socfpga/socfpga_arria10_mercury_aa1.dtsi | 143 +++++++++++++++--- 1 file changed, 121 insertions(+), 22 deletions(-) diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_arria10_mercury_aa1.dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_arria10_mercury_aa1.dtsi index 41f865c8c098..c80201bce793 100644 --- a/arch/arm/boot/dts/intel/socfpga/socfpga_arria10_mercury_aa1.dtsi +++ b/arch/arm/boot/dts/intel/socfpga/socfpga_arria10_mercury_aa1.dtsi @@ -7,12 +7,14 @@ / { - model = "Enclustra Mercury AA1"; - compatible = "enclustra,mercury-aa1", "altr,socfpga-arria10", "altr,socfpga"; + model = "Enclustra Mercury+ AA1"; + compatible = "enclustra,mercury-aa1", + "altr,socfpga-arria10", "altr,socfpga"; aliases { ethernet0 = &gmac0; serial1 = &uart1; + spi0 = &qspi; }; memory@0 { @@ -24,52 +26,102 @@ memory@0 { chosen { stdout-path = "serial1:115200n8"; }; + + /* Adjusted the i2c labels to use generic base-board dtsi files for + * Enclustra Arria10 and Cyclone5 SoMs. + * + * The set of i2c0 and i2c1 labels defined in socfpga_cyclone5.dtsi and in + * socfpga_arria10.dtsi do not allow for using the same base-board .dtsi + * fragments. Thus define generic labels here to match the correct i2c + * bus in a generic base-board .dtsi file. + */ + soc { + i2c_encl: i2c@ffc02300 { + }; + i2c_encl_fpga: i2c@ffc02200 { + }; + }; +}; + +&i2c_encl { + status = "okay"; + i2c-sda-hold-time-ns = <300>; + clock-frequency = <100000>; + + atsha204a: crypto@64 { + compatible = "atmel,atsha204a"; + reg = <0x64>; + }; + + isl12022: rtc@6f { + compatible = "isil,isl12022"; + reg = <0x6f>; + }; +}; + +&i2c_encl_fpga { + i2c-sda-hold-time-ns = <300>; + status = "disabled"; }; &gmac0 { - phy-mode = "rgmii"; + status = "okay"; + phy-mode = "rgmii-id"; phy-addr = <0xffffffff>; /* probe for phy addr */ - max-frame-size = <3800>; - phy-handle = <&phy3>; + /delete-property/ mac-address; + mdio { #address-cells = <1>; #size-cells = <0>; compatible = "snps,dwmac-mdio"; phy3: ethernet-phy@3 { - txd0-skew-ps = <0>; /* -420ps */ - txd1-skew-ps = <0>; /* -420ps */ - txd2-skew-ps = <0>; /* -420ps */ - txd3-skew-ps = <0>; /* -420ps */ + reg = <3>; + + /* Add 2ns RX clock delay (1.2ns + 0.78ns)*/ + rxc-skew-ps = <1680>; /* 780ps */ rxd0-skew-ps = <420>; /* 0ps */ rxd1-skew-ps = <420>; /* 0ps */ rxd2-skew-ps = <420>; /* 0ps */ rxd3-skew-ps = <420>; /* 0ps */ - txen-skew-ps = <0>; /* -420ps */ - txc-skew-ps = <1860>; /* 960ps */ rxdv-skew-ps = <420>; /* 0ps */ - rxc-skew-ps = <1680>; /* 780ps */ - reg = <3>; + + /* Add 1.38ns TX clock delay (0.96ns + 0.42ns)*/ + txc-skew-ps = <1860>; /* 960ps */ + txd0-skew-ps = <0>; /* -420ps */ + txd1-skew-ps = <0>; /* -420ps */ + txd2-skew-ps = <0>; /* -420ps */ + txd3-skew-ps = <0>; /* -420ps */ + txen-skew-ps = <0>; /* -420ps */ }; }; }; -&i2c1 { - atsha204a: crypto@64 { - compatible = "atmel,atsha204a"; - reg = <0x64>; - }; +&gpio0 { + status = "okay"; +}; - isl12022: isl12022@6f { - compatible = "isil,isl12022"; - reg = <0x6f>; - }; +&gpio1 { + status = "okay"; +}; + +&gpio2 { + status = "okay"; +}; + +&uart0 { + status = "disabled"; +}; + +&uart1 { + status = "okay"; }; /* Following mappings are taken from arria10 socdk dts */ &mmc { + status = "okay"; cap-sd-highspeed; broken-cd; bus-width = <4>; @@ -79,3 +131,50 @@ &mmc { &osc1 { clock-frequency = <33330000>; }; + +&eccmgr { + sdmmca-ecc@ff8c2c00 { + compatible = "altr,socfpga-sdmmc-ecc"; + reg = <0xff8c2c00 0x400>; + altr,ecc-parent = <&mmc>; + interrupts = <15 IRQ_TYPE_LEVEL_HIGH>, + <47 IRQ_TYPE_LEVEL_HIGH>, + <16 IRQ_TYPE_LEVEL_HIGH>, + <48 IRQ_TYPE_LEVEL_HIGH>; + }; +}; + +&qspi { + status = "okay"; + flash0: flash@0 { + u-boot,dm-pre-reloc; + #address-cells = <1>; + #size-cells = <1>; + compatible = "jedec,spi-nor"; + reg = <0>; + + spi-rx-bus-width = <4>; + spi-tx-bus-width = <4>; + spi-max-frequency = <10000000>; + + cdns,read-delay = <4>; + cdns,tshsl-ns = <50>; + cdns,tsd2d-ns = <50>; + cdns,tchsh-ns = <4>; + cdns,tslch-ns = <4>; + + partition@raw { + label = "Flash Raw"; + reg = <0x0 0x4000000>; + }; + }; +}; + +&watchdog1 { + status = "disabled"; +}; + +&usb0 { + status = "okay"; + dr_mode = "host"; +}; -- 2.39.5