From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-il1-f174.google.com (mail-il1-f174.google.com [209.85.166.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 05E6C274643 for ; Fri, 24 Oct 2025 19:16:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761333368; cv=none; b=bMsA0gs5TxH0aMS5HmBSYspLCu6iEKKNnD3ZDDZARUvFXVF3whCkPlVEOZ1ypCNhlcafBaFfrTtBi/k87Rfrv0UNRDr9TT0LONVlOzGZfg1a6hpumss8QOIqk6WejHGDVFXVAoiWFZIkksu3SW7BuxP2hTGmWz9Ii96lGFouDRM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761333368; c=relaxed/simple; bh=BzKRuhxyonoQsuopPQdi/8jOGmwxXgdxHX/BXxXKdik=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mB2m8N6pQVCalScTTxuYep1NGedW9N7mFq/i6eKO6yAlflFVjnkOdkNin+aJJW3TWzVKadW4EYvv9p9DNIHNxd4yt60nWIhz8U3Lb0ho4RbG4M02Guz0Y+EeCBMIuf+CTMNDIMag6OonTZZJEScZpZuVIwWCUjX7uh7vkWm+kxI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=24um7Qmg; arc=none smtp.client-ip=209.85.166.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="24um7Qmg" Received: by mail-il1-f174.google.com with SMTP id e9e14a558f8ab-430a5fe0c5cso20523085ab.0 for ; Fri, 24 Oct 2025 12:16:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1761333364; x=1761938164; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CdMeTbCiZFImBLpdSseleACrRi7JJpgsujeJgyCXmeA=; b=24um7Qmg2nxiYWlMR8xIJb0z6Z75ImokSNSFUIVGvAgXpmRX/jwFnIOR52dnexIbX/ PGNL2eb2EyqCynmDktxH8xmYDnzruesk6eXOgGs5NSryaH+3ymajb0im7WTdM0ZuCDfU HF2d4e6ulGrdA0F699PeAuZ4fea3QDldiEC9gPleizqbtrLAY0Z8sqjKZShPWi3e82k9 LxLE+rnJoHC/26Zwa7QQSXNahrrO9py0XdHr8RCrf/bUAyFTDSq7ajgG0SW23vIdWNXJ 8D69PjJciApI4WzqObCyW3ems8mcgD+ynocfuP9KiFHGsp5YLfp6aCB62ruXuEe6Ug1G ly6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761333364; x=1761938164; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CdMeTbCiZFImBLpdSseleACrRi7JJpgsujeJgyCXmeA=; b=r46C4IWOIZx31tNzMtk3XjolmqM3ljl1fQQi09N0ndhN3Ing3bjABL+Bygp1c4JeLu khC0cptZLNfBA892s5bLxSKKUgQxqKfxZupMvpObkxhnirjp8Bqi9upCYc50Q7DkY+3V MZdZC4pDLPD4cAh7TazoxF+eYYz0KJ1V9TLfzreN57Y2aADW/mTAXcVA8xH0h6TKejdx q5IlV3GgqSV2lb7TLUDs/DaLpjeihRY/6JCC/xBdVSweB6Ng6PdesmgNxqg+Ds2H9NxS BhHqh4+vuQ+8GOT+pIE1trAz16l20Lnmn0e6QWWqrZ77tiyd5mJsQ4GW14ho4q9T2C2D DeJg== X-Forwarded-Encrypted: i=1; AJvYcCV/XzOc+R88w5cn68MPLAyTeAiSFpVlupMOdoJUv61hWjld3/CjtTiXY3V2L8kH54+20A2D3Yx3BGZ9@vger.kernel.org X-Gm-Message-State: AOJu0YxX22Y6SJkSp2ibIifheNCSEcToU98lAWeWKcWEq+weC56NTOcn JsL4wozrPOqkn19II+cr3YkZqBJwTxXIh2QNbfMYObLQ/RAmXyd91RL4Lcujr0K7X0o= X-Gm-Gg: ASbGncvj+zpdTX6+YfquAS6wyrRGni9FjHV9LCwKaKNvBQu9huX7Lr1CMgSq9Ebntyr uf9IjSyS/PgdR1j/D8SoQLpf0xpQ4hdSfHfis2oNz92KjRtKAiuM50Rjm67cyAMUSVabfd288tg N5GCUox5KvstdSjbUk5JLvCJCRI/JVoc5oTNA7BsGpph7Emcme0WN0ddTHtGExdXRbjXxUiGYkX xUc7Pngd1ZQFSbtAxd+k29XggOmFTENBtCLkq9XVWf5uedbRsfEOAjHwqqRHFk3a3iCORpLnx8X 1cWMoxedz7x1W/ERmwxiEFqaFtWgb8beRkPOJfr3Uq01xznk826z8N5uAV4jF1N95f7NDbkyqpe 3n3KAJB5wvoV8dV3xVb5XgbICZtmnztoOA9SYmxpU4fbH371klHMhbmCm+kEoDU5hu6xtGGwsFF AYrLP2K+PEK3bVS+ux0b6MEXBM35zKFaAmIbEoSj78UbA= X-Google-Smtp-Source: AGHT+IHdac+yNZmM0pe7fb5MedOFJ085tc7Rho0L92xEnV6VaHpJ93hLc5aHoV4AFkJA7fa9m7wHzA== X-Received: by 2002:a05:6e02:348f:b0:430:b290:b6c5 with SMTP id e9e14a558f8ab-431ebf86403mr45545195ab.30.1761333363919; Fri, 24 Oct 2025 12:16:03 -0700 (PDT) Received: from zippy.localdomain (c-75-72-117-212.hsd1.mn.comcast.net. [75.72.117.212]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-5abb7fdb7c7sm2427824173.44.2025.10.24.12.16.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Oct 2025 12:16:03 -0700 (PDT) From: Alex Elder To: dlan@gentoo.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Frank.li@nxp.com, guodong@riscstar.com, pjw@kernel.org, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, devicetree@vger.kernel.org, spacemit@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 8/9] riscv: dts: spacemit: enable K1 SoC QSPI on BPI-F3 Date: Fri, 24 Oct 2025 14:15:48 -0500 Message-ID: <20251024191550.194946-9-elder@riscstar.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20251024191550.194946-1-elder@riscstar.com> References: <20251024191550.194946-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Define DTS nodes to enable support for QSPI on the K1 SoC, including the pin control configuration used. Enable QSPI on the Banana Pi BPI-F3 board. Signed-off-by: Alex Elder --- .../boot/dts/spacemit/k1-bananapi-f3.dts | 6 ++++++ arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi | 21 +++++++++++++++++++ arch/riscv/boot/dts/spacemit/k1.dtsi | 16 ++++++++++++++ 3 files changed, 43 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts b/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts index 33ca816bfd4b3..02f218a16318e 100644 --- a/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts +++ b/arch/riscv/boot/dts/spacemit/k1-bananapi-f3.dts @@ -113,6 +113,12 @@ &pdma { status = "okay"; }; +&qspi { + pinctrl-names = "default"; + pinctrl-0 = <&qspi_cfg>; + status = "okay"; +}; + &i2c2 { pinctrl-0 = <&i2c2_0_cfg>; pinctrl-names = "default"; diff --git a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi b/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi index 4eef81d583f3d..e922e05ff856d 100644 --- a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi @@ -73,6 +73,27 @@ i2c8-0-pins { }; }; + qspi_cfg: qspi-cfg { + qspi-pins { + pinmux = , /* QSPI_DATA3 */ + , /* QSPI_DATA2 */ + , /* QSPI_DATA1 */ + , /* QSPI_DATA0 */ + ; /* QSPI_CLK */ + + bias-disable; + drive-strength = <19>; + power-source = <3300>; + }; + + qspi-cs1-pins { + pinmux = ; /* QSPI_CS1 */ + bias-pull-up = <0>; + drive-strength = <19>; + power-source = <3300>; + }; + }; + /omit-if-no-ref/ uart0_0_cfg: uart0-0-cfg { uart0-0-pins { diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spacemit/k1.dtsi index af35f9cd64351..47f97105bff0b 100644 --- a/arch/riscv/boot/dts/spacemit/k1.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi @@ -823,6 +823,22 @@ uart9: serial@d4017800 { status = "disabled"; }; + qspi: spi@d420c000 { + compatible = "spacemit,k1-qspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0xd420c000 0x0 0x1000>, + <0x0 0xb8000000 0x0 0xc00000>; + reg-names = "QuadSPI", "QuadSPI-memory"; + clocks = <&syscon_apmu CLK_QSPI_BUS>, + <&syscon_apmu CLK_QSPI>; + clock-names = "qspi_en", "qspi"; + resets = <&syscon_apmu RESET_QSPI>, + <&syscon_apmu RESET_QSPI_BUS>; + interrupts = <117>; + status = "disabled"; + }; + /* sec_uart1: 0xf0612000, not available from Linux */ }; -- 2.48.1