From: Conor Dooley <conor@kernel.org>
To: claudiu.beznea@tuxon.dev
Cc: conor@kernel.org, Conor Dooley <conor.dooley@microchip.com>,
Daire McNamara <daire.mcnamara@microchip.com>,
pierre-henry.moussay@microchip.com,
valentina.fernandezalanis@microchip.com,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
linux-riscv@lists.infradead.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH v6 6/7] MAINTAINERS: add new soc drivers to Microchip RISC-V entry
Date: Wed, 29 Oct 2025 16:11:22 +0000 [thread overview]
Message-ID: <20251029-bonded-uranium-0b985c14a758@spud> (raw)
In-Reply-To: <20251029-chewing-absolve-c4e6acfe0fa4@spud>
From: Conor Dooley <conor.dooley@microchip.com>
Add the two new syscon drivers to the RISC-V entry for Microchip
platforms.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
MAINTAINERS | 2 ++
1 file changed, 2 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index 46126ce2f968..a28740a7d87a 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -22105,6 +22105,8 @@ F: drivers/pci/controller/plda/pcie-microchip-host.c
F: drivers/pwm/pwm-microchip-core.c
F: drivers/reset/reset-mpfs.c
F: drivers/rtc/rtc-mpfs.c
+F: drivers/soc/microchip/mpfs-control-scb.c
+F: drivers/soc/microchip/mpfs-mss-top-sysreg.c
F: drivers/soc/microchip/mpfs-sys-controller.c
F: drivers/spi/spi-microchip-core-qspi.c
F: drivers/spi/spi-microchip-core.c
--
2.51.0
next prev parent reply other threads:[~2025-10-29 16:11 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-29 16:11 [PATCH v6 0/7] Redo PolarFire SoC's mailbox/clock devicestrees and related code Conor Dooley
2025-10-29 16:11 ` [PATCH v6 1/7] reset: mpfs: add non-auxiliary bus probing Conor Dooley
2025-10-30 13:40 ` Philipp Zabel
2025-10-31 11:55 ` Conor Dooley
2025-10-31 7:20 ` claudiu beznea
2025-10-31 10:58 ` Conor Dooley
2025-10-29 16:11 ` [PATCH v6 2/7] dt-bindings: clk: microchip: mpfs: remove first reg region Conor Dooley
2025-10-29 16:11 ` [PATCH v6 3/7] clk: microchip: mpfs: use regmap for clocks Conor Dooley
2025-10-31 7:14 ` claudiu beznea
2025-10-29 16:11 ` [PATCH v6 4/7] riscv: dts: microchip: fix mailbox description Conor Dooley
2025-10-29 16:11 ` [PATCH v6 5/7] riscv: dts: microchip: convert clock and reset to use syscon Conor Dooley
2025-10-29 16:11 ` Conor Dooley [this message]
2025-10-29 16:11 ` [PATCH v6 7/7] MAINTAINERS: rename Microchip RISC-V entry Conor Dooley
2025-11-04 8:32 ` [PATCH v6 0/7] Redo PolarFire SoC's mailbox/clock devicestrees and related code Claudiu Beznea
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251029-bonded-uranium-0b985c14a758@spud \
--to=conor@kernel.org \
--cc=claudiu.beznea@tuxon.dev \
--cc=conor.dooley@microchip.com \
--cc=daire.mcnamara@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=pierre-henry.moussay@microchip.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=valentina.fernandezalanis@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox