From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 000C22F7AB4 for ; Sat, 1 Nov 2025 15:44:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762011842; cv=none; b=ppo7Pn79t+91JhmSS527628JWlVY7stId2T84wb5iEHl8xX2337/tyhNjQDEHBlaoYSV3RDSLJA16YD4RB6PndCyJLhWf5oyOePUaqNQAfylTJvXdWoA9S3Itt8pZFf9fTxZTQIT5TeQ1AsUSmzCiTMQ6vzsWd8tMbGyIogUpJk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762011842; c=relaxed/simple; bh=zo5YKif/sbpHnYA1aiIFPZB6QxT8hmW+j1PaV42UeZg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=h/7hekcdbKY6vatvqEoGQB9jze0sVUA2M/7rufXF94tuoaWeM9Ss5h2HlZx7qGC9kgLgABHrsh9/2iY52LQE59fhzP0f/rynrGwElm0xEjM8zDCuIAV2tA2mjpsTtrI74GvdxDyH801yZIuKgvSuRCp7+yPlT1f4MZkwFGT7AYY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=IqvtGgrd; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="IqvtGgrd" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-2953ad5517dso14123135ad.0 for ; Sat, 01 Nov 2025 08:44:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1762011840; x=1762616640; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ae2lirZMEyfHKsluDGqvTk55hOG0uMkmu2dMvKUo7Mg=; b=IqvtGgrdZZnAyKksWUU4nsyUqgKCZ9HtpJyjyOVjddp3JaK5FspjtglxF6ZErGXkib P3dTb4BFyDOlJCmqIjH1z4TTLkeuIEi2R3u/ATWEn+uTRFIXuCsHisBtZlJ2HNcM61ms m8EropCew07VG2qBjbE/bgeZJkPfwJmf7f9thF4Y+v81gq9ofPzZQm9gX7Bm6xlrGaOZ H5KL/Asc104aCwQD/1RvscrK5Hbe9+t+JfeHVw7xbXmNUbQleUy370bqt6eG8PM8mJM/ B56KpmPWJ3wcrM5cMJA0m+MfnWMoIhHvkrNf7nDKpsEvTP7Oyjxpk39kFPnJwz636RcT mUag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762011840; x=1762616640; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ae2lirZMEyfHKsluDGqvTk55hOG0uMkmu2dMvKUo7Mg=; b=bHkZFgIw0Jo6ZyphyLHOXXjkfHYgSfQ4MMKR87oN672ZMgHfY0DzcY4Afj2sh50ZIV 7EOxMYzBRHAZJ0aDfC2pXoy6tTfds05GRzov+OBzp6Hl4HwCMsaRQ/efrKXIFqfgT7ih 8PyKD2EAVDTHWISPVayWt/2cF9Hrpc8QB7nsOLjWz3dbwC1waA/TG+35bu7xQHllGVxn r0RkFCkKtYVFITmvVkOhBKy/YR5AQyTU+bAzpp18gj4Cwgf+S+cyu0PQ32FuiKxZaz/H 0GdA43LaZtHeQLUExyVFuCoiZa3qmvtYbfcYIPL0zrf2mUCzWb1T493oxsIIblNNTdub T/0Q== X-Forwarded-Encrypted: i=1; AJvYcCX4ouWseF0kKSy1AqECZ17hTuy40IT4RsZzzBBRR3OWdk1kK+WpX+fETEueUAL2novfvNlysyanrM8J@vger.kernel.org X-Gm-Message-State: AOJu0YyJIYZffeqegrBJBiQbPHwG/Z3FyLo9Aw9sgIIESJbzdn3Dv2hm BFVL7UOrFmmKXyFUX3RRqYGTcRRiJZZSfYOCGI2kMWhZ0qP06A73SYPsCQtvJf/BWao= X-Gm-Gg: ASbGncsWFUUvunD3tRV3cq4fgowf+JjDa9LNMB6/WPvNopqyG0RUVMruTovXbDAuzT9 HNT9x21eKXnQiZUlXuW0ufCKmA1HrrlxkbF6bqRu1TPwD1h+92SWMdnF1+/5HuL55R/XjKQ9i+w Ngw2tQtrYS4GP18o54k2+HTeb+HHOHCDaSiO9cKf2yVH3Pw3TLKal/FCJ751wqYoPeLpmc1mV8i q/KZjnu9AABDuS41gOZoboK1yR+bNNPj6YfAEYQpN3qCZ6a3Hxrm+w4TT5XXbx/SpLipVO6R8AH +n/JMb7QDJdZt7ig61BzXMLUR79hH+gD41XkGt/b54MPb5vgif31BtQNULGzbLsNERHU6PxyUmP 3vADuRsgoFvTZq8eR8nRBZW9NzgIL3fQMQf9mBWCpkWtsT5n7XYtwDS+DOQLjWNq4oEN1mkfP/+ M6W26bNcM5niPq296NdKwNl2EBJ9uJ8Qw= X-Google-Smtp-Source: AGHT+IHnu/LkNJmWubjJ09gAWYh0sS09HDl6f2CIH0+AtetQ53djcWevN3kIT2bI6ucVlf4vDM7MeQ== X-Received: by 2002:a17:902:ea04:b0:295:511d:537 with SMTP id d9443c01a7336-295511d12femr48219465ad.44.1762011840123; Sat, 01 Nov 2025 08:44:00 -0700 (PDT) Received: from localhost.localdomain ([122.171.20.36]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-295269bd2fesm59990105ad.105.2025.11.01.08.43.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 01 Nov 2025 08:43:59 -0700 (PDT) From: Anup Patel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Greg KH , Alexander Shishkin , Ian Rogers Cc: Alexandre Ghiti , Peter Zijlstra , Ingo Molnar , Namhyung Kim , Mark Rutland , Jiri Olsa , Adrian Hunter , Liang Kan , Mayuresh Chitale , Anup Patel , Atish Patra , Andrew Jones , Sunil V L , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mayuresh Chitale , Anup Patel Subject: [PATCH v2 07/12] rvtrace: Add trace ramsink driver Date: Sat, 1 Nov 2025 21:12:40 +0530 Message-ID: <20251101154245.162492-8-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251101154245.162492-1-apatel@ventanamicro.com> References: <20251101154245.162492-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Mayuresh Chitale Add initial implementation of RISC-V trace ramsink driver. The ramsink is defined in the RISC-V Trace Control Interface specification. Co-developed-by: Anup Patel Signed-off-by: Anup Patel Signed-off-by: Mayuresh Chitale --- drivers/hwtracing/rvtrace/Kconfig | 9 + drivers/hwtracing/rvtrace/Makefile | 1 + drivers/hwtracing/rvtrace/rvtrace-ramsink.c | 262 ++++++++++++++++++++ 3 files changed, 272 insertions(+) create mode 100644 drivers/hwtracing/rvtrace/rvtrace-ramsink.c diff --git a/drivers/hwtracing/rvtrace/Kconfig b/drivers/hwtracing/rvtrace/Kconfig index ba35c05f3f54..0577f9acb858 100644 --- a/drivers/hwtracing/rvtrace/Kconfig +++ b/drivers/hwtracing/rvtrace/Kconfig @@ -21,3 +21,12 @@ config RVTRACE_ENCODER default y help This driver provides support for RISC-V Trace Encoder component. + +config RVTRACE_RAMSINK + tristate "RISC-V Trace Ramsink driver" + depends on RVTRACE + select DMA_SHARED_BUFFER + default y + help + This driver provides support for Risc-V E-Trace Ramsink + component. diff --git a/drivers/hwtracing/rvtrace/Makefile b/drivers/hwtracing/rvtrace/Makefile index f320693a1fc5..122e575da9fb 100644 --- a/drivers/hwtracing/rvtrace/Makefile +++ b/drivers/hwtracing/rvtrace/Makefile @@ -3,3 +3,4 @@ obj-$(CONFIG_RVTRACE) += rvtrace.o rvtrace-y := rvtrace-core.o rvtrace-platform.o obj-$(CONFIG_RVTRACE_ENCODER) += rvtrace-encoder.o +obj-$(CONFIG_RVTRACE_RAMSINK) += rvtrace-ramsink.o diff --git a/drivers/hwtracing/rvtrace/rvtrace-ramsink.c b/drivers/hwtracing/rvtrace/rvtrace-ramsink.c new file mode 100644 index 000000000000..676344c9387c --- /dev/null +++ b/drivers/hwtracing/rvtrace/rvtrace-ramsink.c @@ -0,0 +1,262 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2025 Ventana Micro Systems Inc. + */ + +#include +#include +#include +#include +#include +#include +#include + +#define RVTRACE_RAMSINK_STARTLOW_OFF 0x010 +#define RVTRACE_RAMSINK_STARTHIGH_OFF 0x014 +#define RVTRACE_RAMSINK_LIMITLOW_OFF 0x018 +#define RVTRACE_RAMSINK_LIMITHIGH_OFF 0x01c +#define RVTRACE_RAMSINK_WPLOW_OFF 0x020 +#define RVTRACE_RAMSINK_WPLOW_WRAP 0x1 +#define RVTRACE_RAMSINK_WPHIGH_OFF 0x024 +#define RVTRACE_RAMSINK_RPLOW_OFF 0x028 +#define RVTRACE_RAMSINK_RPHIGH_OFF 0x02c + +struct rvtrace_ramsink_priv { + size_t size; + void *va; + dma_addr_t start; + dma_addr_t end; + /* WP from prev iteration */ + dma_addr_t prev_head; +}; + +struct trace_buf { + void *base; + size_t size; + long cur; + size_t len; +}; + +static int rvtrace_ramsink_stop(struct rvtrace_component *comp) +{ + return rvtrace_comp_is_empty(comp); +} + +static void tbuf_to_pbuf_copy(struct trace_buf *src, struct trace_buf *dst) +{ + int bytes_dst, bytes_src, bytes; + void *dst_addr, *src_addr; + + while (src->size) { + src_addr = src->base + src->cur; + dst_addr = dst->base + dst->cur; + + if (dst->len - dst->cur < src->size) + bytes_dst = dst->len - dst->cur; + else + bytes_dst = src->size; + if (src->len - src->cur < src->size) + bytes_src = src->len - src->cur; + else + bytes_src = src->size; + bytes = bytes_dst < bytes_src ? bytes_dst : bytes_src; + memcpy(dst_addr, src_addr, bytes); + dst->cur = (dst->cur + bytes) % dst->len; + src->cur = (src->cur + bytes) % src->len; + src->size -= bytes; + } +} + +static size_t rvtrace_ramsink_copyto_auxbuf(struct rvtrace_component *comp, + struct rvtrace_perf_auxbuf *buf) +{ + struct rvtrace_ramsink_priv *priv = dev_get_drvdata(&comp->dev); + struct trace_buf src, dst; + u32 wp_low, wp_high; + u64 buf_cur_head; + size_t size; + + wp_low = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPLOW_OFF); + wp_high = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPHIGH_OFF); + buf_cur_head = (u64)(wp_high) << 32 | (wp_low & ~RVTRACE_RAMSINK_WPLOW_WRAP); + + if (buf_cur_head == priv->prev_head) + return 0; + + dst.base = buf->base; + dst.len = buf->length; + dst.cur = buf->pos; + + src.base = priv->va; + src.len = priv->end - priv->start; + if (buf_cur_head > priv->prev_head) { + src.size = buf_cur_head - priv->prev_head; + } else { + src.size = priv->end - priv->prev_head; + src.size += buf_cur_head - priv->start; + } + + src.cur = buf_cur_head - priv->start; + size = src.size; + tbuf_to_pbuf_copy(&src, &dst); + buf->pos = dst.cur; + priv->prev_head = buf_cur_head; + + return size; +} + +static int rvtrace_ramsink_setup_buf(struct rvtrace_component *comp) +{ + struct rvtrace_ramsink_priv *priv = dev_get_drvdata(&comp->dev); + u64 start_min, limit_max, end; + u32 low, high; + + /* Probe min and max values for start and limit registers */ + rvtrace_write32(comp->pdata, 0, RVTRACE_RAMSINK_STARTLOW_OFF); + rvtrace_write32(comp->pdata, 0, RVTRACE_RAMSINK_STARTHIGH_OFF); + low = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_STARTLOW_OFF); + high = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_STARTHIGH_OFF); + start_min = (u64)(high) << 32 | low; + + rvtrace_write32(comp->pdata, 0xffffffff, RVTRACE_RAMSINK_LIMITLOW_OFF); + rvtrace_write32(comp->pdata, 0xffffffff, RVTRACE_RAMSINK_LIMITHIGH_OFF); + low = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITLOW_OFF); + high = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITHIGH_OFF); + limit_max = (u64)(high) << 32 | low; + + if (priv->end < start_min) { + dev_err(&comp->dev, "DMA memory not addressable by device\n"); + return -EINVAL; + } + + /* Setup ram sink start addresses */ + if (priv->start < start_min) { + dev_warn(&comp->dev, "Ramsink start address updated from %llx to %llx\n", + priv->start, start_min); + priv->va += start_min - priv->start; + priv->start = start_min; + } + + priv->prev_head = priv->start; + priv->end = priv->start + priv->size; + rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_RAMSINK_STARTLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_RAMSINK_STARTHIGH_OFF); + rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_RAMSINK_WPLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_RAMSINK_WPHIGH_OFF); + /* Setup ram sink limit addresses */ + if (priv->end > limit_max) { + dev_warn(&comp->dev, "Ramsink limit address updated from %llx to %llx\n", priv->end, + limit_max); + priv->end = limit_max; + priv->size = priv->end - priv->start; + } + + /* Limit address needs to be set to end - 4 to avoid overflow */ + end = priv->end - 4; + rvtrace_write32(comp->pdata, lower_32_bits(end), RVTRACE_RAMSINK_LIMITLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(end), RVTRACE_RAMSINK_LIMITHIGH_OFF); + low = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITLOW_OFF); + high = rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_LIMITHIGH_OFF); + end = (u64)(high) << 32 | low; + if (end != (priv->end - 4)) { + dev_warn(&comp->dev, "Ramsink limit address updated from %llx to %llx\n", priv->end, + end); + priv->end = end; + priv->size = priv->end - priv->start; + } + + return 0; +} + +static int rvtrace_ramsink_setup(struct rvtrace_component *comp) +{ + struct device *pdev = comp->pdata->dev; + struct rvtrace_ramsink_priv *priv; + + priv = devm_kzalloc(&comp->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + dev_set_drvdata(&comp->dev, priv); + + /* Derive RAM sink memory size based on component implementation ID */ + switch (comp->pdata->impid) { + default: + priv->size = SZ_1M; + break; + } + + priv->va = dma_alloc_coherent(pdev, priv->size, &priv->start, GFP_KERNEL); + if (!priv->va) + return -ENOMEM; + + return rvtrace_ramsink_setup_buf(comp); +} + +static void rvtrace_ramsink_cleanup(struct rvtrace_component *comp) +{ + struct rvtrace_ramsink_priv *priv = dev_get_drvdata(&comp->dev); + + dma_free_coherent(&comp->dev, priv->size, priv->va, priv->start); +} + +static int rvtrace_ramsink_probe(struct rvtrace_component *comp) +{ + int ret; + + ret = rvtrace_ramsink_setup(comp); + if (ret) + return dev_err_probe(&comp->dev, ret, "failed to setup ramsink.\n"); + + ret = rvtrace_enable_component(comp); + if (ret) + return dev_err_probe(&comp->dev, ret, "failed to enable ramsink.\n"); + + return ret; +} + +static void rvtrace_ramsink_remove(struct rvtrace_component *comp) +{ + int ret; + + ret = rvtrace_disable_component(comp); + if (ret) + dev_err(&comp->dev, "failed to disable ramsink.\n"); + + rvtrace_ramsink_cleanup(comp); +} + +static struct rvtrace_component_id rvtrace_ramsink_ids[] = { + { .type = RVTRACE_COMPONENT_TYPE_RAMSINK, + .version = rvtrace_component_mkversion(1, 0), }, + {}, +}; + +static struct rvtrace_driver rvtrace_ramsink_driver = { + .id_table = rvtrace_ramsink_ids, + .copyto_auxbuf = rvtrace_ramsink_copyto_auxbuf, + .stop = rvtrace_ramsink_stop, + .probe = rvtrace_ramsink_probe, + .remove = rvtrace_ramsink_remove, + .driver = { + .name = "rvtrace-ramsink", + }, +}; + +static int __init rvtrace_ramsink_init(void) +{ + return rvtrace_register_driver(&rvtrace_ramsink_driver); +} + +static void __exit rvtrace_ramsink_exit(void) +{ + rvtrace_unregister_driver(&rvtrace_ramsink_driver); +} + +module_init(rvtrace_ramsink_init); +module_exit(rvtrace_ramsink_exit); + +/* Module information */ +MODULE_AUTHOR("Mayuresh Chitale "); +MODULE_DESCRIPTION("RISC-V Trace Ramsink Driver"); +MODULE_LICENSE("GPL"); -- 2.43.0