From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB30E1DE8AE for ; Fri, 7 Nov 2025 16:03:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762531399; cv=none; b=KOc3n8S+kI9E0KMQegTWC17jmTYim/yVny3JJ0kzpDCjj2aIiKye2oCUvOpXvdIgHzAfvHXeCVTamoYk1vUeYcl0waafFjyjuISL0HWVLKPOjPMs4+7JuFkX/dxW04uDddye604YBK1nYTkiuSnHjdo0jCBqPL/Bq8MRteJqXQk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762531399; c=relaxed/simple; bh=qCFwJ//QhW/B5vWuFPp8cHMYPh2YmCgeRVCEaVYhBjU=; h=From:To:Subject:Date:Message-ID:MIME-Version; b=Pw+eCj6h1nc3ViLYC3KdYlOwuKXv66VkJn/uPFVZrJSIapEiOGzIR2UeohCxFjWpb8k+enUzeFCpVJdG8iwsCT+JymS7XJRmiEqaypYHErjJBQcjCZuwuGG+OAruqxYslbJZG0AYlmpr9mGL90MhQOpLf0X43aJSzeIXOLGcFU0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=G8QUOnoT; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="G8QUOnoT" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3ee64bc6b90so649885f8f.0 for ; Fri, 07 Nov 2025 08:03:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1762531396; x=1763136196; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:from:to:cc:subject:date:message-id:reply-to; bh=G0mDULtyLau81Hx7l19RN5NkHyi5+qJVHhgWHezFVzM=; b=G8QUOnoT+WfrC+0mg3sxXah0Bi8dGewgekCyk/tQ3+xu3RMTYgkIPMDUdDc023EEyj kT6bTofIVTSfqFy9J0WS+dPFWYLNtVD68NsfSXQbuoQ7AZWMtB95y/lxtq6V+ru0pwpP EIxMkYDTLan405iz0OVjOOOVQOJ/c89FxE59bWkFxxMKXwwtI4tL/CNkcYDelcUhhnkr cdSnqhnEcQ5yu+Exe2Ufpsz8PvsmQlmRF7Yii9Gz4RhBZzWtxHsVfg5r7n4ol34V/vEO FZfOLgYsubyJ4E5BEItfgsepJKnGVd0fM0qwhCR0CXKIECg3mfvUQI9fYsp9pM/Pfk+X aFCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762531396; x=1763136196; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=G0mDULtyLau81Hx7l19RN5NkHyi5+qJVHhgWHezFVzM=; b=dosf+eWH7JlHe2HW/FR/7IFK3+8KGJtgzjtNaqREeH+tH7kfNMUPuHsLGasH2WJkpO qOWWOSIFMiJ+IBvC6oUXygOet1LDZ7VF4M7YmT6zejSqyhFDh1CkB0nCeb/Jj8W+azxW JdZ6wLln6MJjE4+bKO0m/MDEj6AMALRQ7do6W/yn35hvYZas7GG+EwxVlDCRGEp1IEHl 4r3Ua7rPQJyilRNb7MsPvIBHNAJjgfYjD70rKWWXPn9IhUk6Jr0uzEwYmpM1gXvGxCGz l4S5DbBojDPeWTk1dSaeHuSIKI+eheu7cvXN8jIAUggJJ+Mp5zMieOQCV2ZdSe9/iqte h7IQ== X-Forwarded-Encrypted: i=1; AJvYcCUfgh1qDJT2NwwHsS4UjCgqH3oy4IsWygNfvEz4KhvY5AnAPv+kjYMYdgnMhitGdvk5qf8OTYqKKQm1@vger.kernel.org X-Gm-Message-State: AOJu0YyH86ca8DTkpbmj4jk085NOtldrMzrcYk2VJNxZqflDxl1htmas IZ3ScGZ1syNt1bNPCViF5ohEZ5OEwTbdnzdNWZHqRh1r2/8KM6vIQY7Q X-Gm-Gg: ASbGncvCdhJXMY48GY12Ts+JRJJhBEcpq0ofTh2fEZotYqpxzKuek7Fcq0ZLl+Kud8O qS0z32UMuEFsYYWoyKfuKZjg9fsjYBdnO8yYW+/ffMK6ZQ2gi7IvxTouBgv2ZhwBnG7hs/Z91Ay FlE+izwrS1Ppv6efm+y+DbSOJKTAWw96MK67ee9B7lRuDoi9krf7vHwlBVOwonMGCicCzBKEVwL 2ZSaIqywLR6lIlY5trs5/XZ0XCGFYaTksvQuTiWe32MwVUFm+2GoaN+rFbeqCRgN1n67L5P/Kkp v7/fl77zxlh8t3buC+j+GIYwBXIWniGm4vTjEXvtdEextjuuoniiORoMpAX497//hxqm0mebKs0 ZXTp/BB3XZa7VES6gq4pzMTZ9MvOrNXz5L719dbZeJrlZWNROksOFtosHKtg9LDr1BVeIVKndVd 3astfbiC6ILMleTaEGHcMiRmWKxKBMZQ== X-Google-Smtp-Source: AGHT+IGWPgmkF6Tn4YlpwmubMBI4eBl1r/OcD+5NjkjCWh9jwtlH3q0sR0Qg5xX/PiNPpj2joJCdKw== X-Received: by 2002:a05:6000:4409:b0:42b:2ac7:7939 with SMTP id ffacd0b85a97d-42b2ac787fcmr514536f8f.3.1762531395848; Fri, 07 Nov 2025 08:03:15 -0800 (PST) Received: from Ansuel-XPS24 (93-34-90-37.ip49.fastwebnet.it. [93.34.90.37]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-42abe63e13csm6058016f8f.19.2025.11.07.08.03.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Nov 2025 08:03:15 -0800 (PST) From: Christian Marangi To: Christian Marangi , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Bianconi , linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 0/4] airoha: an7581: USB support Date: Fri, 7 Nov 2025 17:02:42 +0100 Message-ID: <20251107160251.2307088-1-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This is a major rework of the old v2 series. The SoC always support USB 2.0 but for USB 3.0 it needs additional configuration for the Serdes port. Such port can be either configured for USB usage or for PCIe lines or HSGMII and these are configured in the SCU space. The previous implementation of a dedicated SSR driver was too complex and fragile for the simple task of configuring a register hence it was dropped and the handling is entirely in the PHY driver. Everything was reducted to the dt-bindings to describe the Serdes line. Also the property for the PHY are renamed to a more suitable name and everything is now mandatory to simplify the implementation. (the PHY are always present and active on the SoC) Also other unrelated patch are dropped from this series. Changes v4: - Rename PCIe and USB PHY to AN7581 - Drop airoha,scu (handled directly in driver) - Drop dt-bindings for monitor clock in favor of raw values - Better describe the usage of airoha,usb3-serdes - Simplify values of dt-bindings SSR SERDES Changes v3: - Drop clk changes - Drop SSR driver - Rename property in Documentation - Simplify PHY handling - Move SSR handling inside the PHY driver Link: https://lore.kernel.org/all/20251029173713.7670-1-ansuelsmth@gmail.com/ Changes v2: - Drop changes for simple-mfd - Rework PHY node structure to single node - Drop port-id property in favor of serdes-port and usb2-monitor-clock-sel - Make the SSR driver probe from the clock driver Christian Marangi (4): dt-bindings: soc: Add bindings for Airoha SCU Serdes lines dt-bindings: phy: Add documentation for Airoha AN7581 USB PHY phy: move and rename Airoha PCIe PHY driver to dedicated directory phy: airoha: Add support for Airoha AN7581 USB PHY .../bindings/phy/airoha,an7581-usb-phy.yaml | 71 + MAINTAINERS | 11 +- drivers/phy/Kconfig | 11 +- drivers/phy/Makefile | 5 +- drivers/phy/airoha/Kconfig | 23 + drivers/phy/airoha/Makefile | 4 + drivers/phy/airoha/phy-an7581-pcie-regs.h | 494 +++++++ drivers/phy/airoha/phy-an7581-pcie.c | 1290 +++++++++++++++++ drivers/phy/airoha/phy-an7581-usb.c | 614 ++++++++ include/dt-bindings/soc/airoha,scu-ssr.h | 11 + 10 files changed, 2520 insertions(+), 14 deletions(-) create mode 100644 Documentation/devicetree/bindings/phy/airoha,an7581-usb-phy.yaml create mode 100644 drivers/phy/airoha/Kconfig create mode 100644 drivers/phy/airoha/Makefile create mode 100644 drivers/phy/airoha/phy-an7581-pcie-regs.h create mode 100644 drivers/phy/airoha/phy-an7581-pcie.c create mode 100644 drivers/phy/airoha/phy-an7581-usb.c create mode 100644 include/dt-bindings/soc/airoha,scu-ssr.h -- 2.51.0