From: Conor Dooley <conor@kernel.org>
To: Prajna Rajendra Kumar <prajna.rajendrakumar@microchip.com>
Cc: Mark Brown <broonie@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
linux-riscv@lists.infradead.org, linux-spi@vger.kernel.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
Conor Dooley <conor.dooley@microchip.com>,
Daire McNamara <daire.mcnamara@microchip.com>,
Valentina Fernandez Alanis
<valentina.fernandezalanis@microchip.com>,
Cyril Jean <cyril.jean@microchip.com>
Subject: Re: [PATCH v3 3/3] spi: add support for microchip "soft" spi controller
Date: Wed, 12 Nov 2025 14:40:07 +0000 [thread overview]
Message-ID: <20251112-eradicate-onslaught-f6cab44cc6b0@spud> (raw)
In-Reply-To: <20251107-emit-slip-b1ab5f7d5591@spud>
[-- Attachment #1: Type: text/plain, Size: 632 bytes --]
On Fri, Nov 07, 2025 at 05:15:12PM +0000, Conor Dooley wrote:
> On Fri, Nov 07, 2025 at 12:21:04PM +0000, Prajna Rajendra Kumar wrote:
> > Introduce driver support for the Microchip FPGA CoreSPI IP.
> >
> > This driver supports only Motorola SPI mode and frame size of 8-bits.
> > TI/NSC modes and wider frame sizes are not currently supported.
> >
> > Signed-off-by: Prajna Rajendra Kumar <prajna.rajendrakumar@microchip.com>
>
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
Now that I think about it, this should probably have been
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Cheers,
Conor.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2025-11-12 14:40 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-07 12:21 [PATCH v3 0/3] Add support for Microchip CoreSPI Controller Prajna Rajendra Kumar
2025-11-07 12:21 ` [PATCH v3 1/3] spi: microchip: rename driver file and internal identifiers Prajna Rajendra Kumar
2025-11-07 12:21 ` [PATCH v3 2/3] spi: dt-binding: document Microchip CoreSPI Prajna Rajendra Kumar
2025-11-07 12:21 ` [PATCH v3 3/3] spi: add support for microchip "soft" spi controller Prajna Rajendra Kumar
2025-11-07 17:15 ` Conor Dooley
2025-11-12 14:40 ` Conor Dooley [this message]
2025-11-14 17:07 ` [PATCH v3 0/3] Add support for Microchip CoreSPI Controller Mark Brown
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251112-eradicate-onslaught-f6cab44cc6b0@spud \
--to=conor@kernel.org \
--cc=broonie@kernel.org \
--cc=conor.dooley@microchip.com \
--cc=cyril.jean@microchip.com \
--cc=daire.mcnamara@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-spi@vger.kernel.org \
--cc=prajna.rajendrakumar@microchip.com \
--cc=robh@kernel.org \
--cc=valentina.fernandezalanis@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox