From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E995026B75C for ; Wed, 19 Nov 2025 22:39:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763591955; cv=none; b=aqy0IoIdqMey+oB8xyQ1fS/Tb0QaJidOFiWHMJYbYQYZcow7KFgCYaB1N48nOeJHEgHqf9N0Sd0WFvSXyAR07G65F+i3rdBpRVgojZwEWHH2+c81jqTOgckbMEp3fJ9YBW45JitedBKnE8OFb7aC81Oe1Hd0zpW211KioZBeRPk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763591955; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qozxDgPtTeRc9d4fNuMNTVfeAehlbl3rZ2ySuBEunSF2ulpYLGmanpXvDWw0NAyk+NNptlQVv5CdEW6KYaeHx3LcjGjFJFZ9BPwIVgZGAMqwM90L8FFNc5NcYB8mBH0Gfv+N32oVBETJopMU6V790HtFsyTXXAu9Nyu9xWmWUlU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=pH4KXZfK; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="pH4KXZfK" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-42b3b29153fso129646f8f.3 for ; Wed, 19 Nov 2025 14:39:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763591952; x=1764196752; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=pH4KXZfKXMC2JNr1lsv0HuQma0jTOhV0wg/BLSetFPktKgLFF8UrctM1VWrD0/5D19 VA3jQo8rPVXSF+che641JEawQYJeKoKNz+zaD8fqNDA4+cslBd3Fqqmu3RG2XOPfgEtD o6LRcJnmB9HYe5afHyRg6oJJfeVjAmMYxoKgmoCXkhwbvNBB5hFeZSBAYKSEeITszcdf bS3Zy3l+yPCUtIKYnGORs07Kp/TsBFlwbF+XsnYXzNMj6ZmddplJKLq0zQKr9nbJtBn/ IjLxRXYJo3j4nfXa6podJneOcFQNXhbvkSL6JXZ04dGcaIHDJpiVVkwXdaxoY+v6CK7r MFoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763591952; x=1764196752; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=TC4Q+ZgvbcHaiemcgrkNTK7MFcaQXxJyiQln0ZoCwdVnO78kkg974Cjx3T9mfR5HyK KKvyCNGx9rmkUFwE0elQ9e1mPJ4TvbfrmX8eQ/S4AFcvdEW/XBVi5rMgnWxnD5kZXhR3 q4C24fMcqNmNqJrCVddcOLJvzqv7xOopM5tdIVIt0bdtoPDOTNPEa81vtmR9icZ5QMZv ljtEF+bm0a/tw1gQPB2hfdEkS7pAk8Ru9YCeTcKylv7XjrY5/BZIwM5ha3T9wvqNjF8e 7EYJ5lZ/ck3LWd/gBqfEG19uEcmZZEpK3TVY92KbEmHZmMBAXzRmqUmSBrRYd6zi+K5D a1ng== X-Forwarded-Encrypted: i=1; AJvYcCVTyUEA4Whn9Qdim49cMGwyEVi+Mu24IHU0QUeuCa5Hs4tIkb5bQeTz5xCWAxBQ/nh+JNzk4NH/KPs2@vger.kernel.org X-Gm-Message-State: AOJu0Ywn9v5IGNK1zV9HeWWPezZm0E1jrXYCiXjLWxV3KGM3wC/K86UJ bYjh9pb6as7lc0nNdzLAo+20kuDPT01uZHWT/pFGqlFYoLvmV2GhzQtTLQFjO2Qn/iY= X-Gm-Gg: ASbGncumGe0W7oNL+niHD3uOW6UVXQY9h1Va8ziV60BPDm7ORzADXKL1NFpug9p8tnk qBN8brbHsT/zq+JhvepJPCmnPBk9p5uMdfVpQ1H8NnpMfa9lnsaqufPpD22GkLFSI/tJa6nJGuD uC6Odn73Cu23lERIT1sCarGao+QsWCS+8bLZXK+Wr46Mv6+7qL4rII2I6l4Au8I0ocV2pNTROnR XkuSem8lvq96XBW2XNvOLxLhSlGekW5GypMlx8VhYW1SlRY6ce2YsMYX/NUJUCWHzU2fekfbdA9 YueZjjlzja6xPHPoNXNCkBab5TAXZLWKL4Sth6H3hKhls2U325C/DO0CejcQDKcIMbRuj/uLlpz k6X8z+vqaJh0afh+bxjRG1p0RUDov1I9/rW557zTRFBq7qU1InhtxNM+2TF/9P6+XdDDLAs0BHo /eXUEBMP5Tst/1viuNCSH7kNQlfUAf5d4/0zihewYfyQ== X-Google-Smtp-Source: AGHT+IE2ZC+1zr8PNHtsNfVk/F8yFtUCAXnGn41I/+/f7HNLT+5aBJEsNqoIQ1+Qu51qF+3OQC1wNQ== X-Received: by 2002:a05:6000:26ca:b0:429:c4bb:fbd6 with SMTP id ffacd0b85a97d-42cb9c02a71mr230573f8f.31.1763591952259; Wed, 19 Nov 2025 14:39:12 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:37e6:ed62:3c8b:2621]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42cb7fa41d2sm1569760f8f.22.2025.11.19.14.39.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Nov 2025 14:39:11 -0800 (PST) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, vkoul@kernel.org Subject: [PATCH v8 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Wed, 19 Nov 2025 23:39:04 +0100 Message-ID: <20251119223905.107065-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251119223905.107065-1-daniel.lezcano@linaro.org> References: <20251119223905.107065-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible = "nxp,s32g2-sar-adc"; + reg = <0x401f8000 0x1000>; + interrupts = ; + clocks = <&clks 0x41>; + dmas = <&edma0 0 32>; + dma-names = "rx"; + }; -- 2.43.0