From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx-relay10-hz2.antispameurope.com (mx-relay10-hz2.antispameurope.com [83.246.65.96]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F5C33559CA for ; Thu, 18 Dec 2025 15:22:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=83.246.65.96 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766071337; cv=pass; b=npNDh+SniohVbTPEB6quTnSpxYEYpoo6+KHzxqb5FQQRLwwycLqh6gC7cchQ52th5aevwXOS3wJUQ0GoiVS6yEOqNZHtFLjctIN38Tn8JQj+q0d4JS/v/nMsu2vb2y6tH8PAedD2LDJBtlODk9StCTWMKzCncYZkUalGkwgq38o= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766071337; c=relaxed/simple; bh=XQ46J/0Q/s1txq+6yOGv2tGq9CYnPBG5axSq5J5swGE=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=ZJKHnV/hp7nFj3rl4kV/85Pyl81URbarRtqRo2CMzdC9uE3OF8CJaXcu0O+++zUhd1GZ5pcwa32wEvJ0Wb/TDsdx/tIC44bGO/c0ErSms1Z3PCHTH4xRptsyBnWj+FXVLvboqjFCXs2iTigRNQkuYO71SKr56h9c7p6GSLs5HlQ= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=URZ+pN4n; arc=pass smtp.client-ip=83.246.65.96 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="URZ+pN4n" ARC-Authentication-Results: i=1; mx-gate10-hz2.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out03-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=7AMuBMEfhIQw9FVyiKx57RUqUljgR4wYmPvn8hqi5T4=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1766071278; b=s26yBTvOTJqmLcZIfXHVf/PnxgkN6/DfJKwC83/UZM2UmpC2DvLnatOREg36pOp6yMR7EWhI W28ysgrwM2f7A+wjw4EejZGTIlWVn3fuyqM4VGWglStbQXPWxvkGognO3I1j+KXt5cxNT1wL6dQ wONyffl6hhkPoKHbe31fzDX9/Vftfrho0tneVAb4KWN9LYh375f4ppqPAe1YoqkyaNtSAvxOq2v Ns5iebwbrTFYc64RDmAJId7NIELN3sMEcYBFN9wPNHF4ovHZFNx43okWH53Nb5QfZKFmACbUs0j AnoniPBMcsvU8Yr7UQWTQIt7m7UuAAn8YE3RMzBtRPwsg== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1766071278; b=Xpam9JzCF7BEsehrtv0uWBOIGe/nzMMBrLzJ02KCtUtcFR3oktknylaWyR8eK+y0JuGokw1e X3C/VVEtTAJ6cSD26fEZAvEfd37hmUI/P+zOv4YhM8252ab7vZPQ8ZjHP6NqLoRm/rbqds3CWsT w2qU6ei5V8raTQ28oMAoU/y9HRJO5GPt/sxBfkKphcneArvIXDpgdEXRraXDmpTeePSz7bW4zbd C8xuihjr8wlBd8vGqv1/WMDns3RJUG+Pg119dwJzdE3Mztr6g8V1yY103uC2SQPA7vP6TueRVyI sNsK5wqDw5A8DcB9+J5F8KdLP5+7xBEV1rbpHuvUHc3tA== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay10-hz2.antispameurope.com; Thu, 18 Dec 2025 16:21:18 +0100 Received: from steina-w.tq-net.de (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: alexander.stein@ew.tq-group.com) by hmail-p-smtp01-out03-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 16D9ACC0D31; Thu, 18 Dec 2025 16:21:04 +0100 (CET) From: Alexander Stein To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Peter Chen , Pawel Laszczak , Roger Quadros , Greg Kroah-Hartman , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Magnus Damm , Marek Vasut Cc: Alexander Stein , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-usb@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux@ew.tq-group.com Subject: [PATCH 0/6] Support TQMa8QM Date: Thu, 18 Dec 2025 16:20:47 +0100 Message-ID: <20251218152058.1521806-1-alexander.stein@ew.tq-group.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-cloud-security-sender:alexander.stein@ew.tq-group.com X-cloud-security-recipient:devicetree@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: alexander.stein@ew.tq-group.com X-cloud-security-Mailarchivtype:outbound X-cloud-security-Virusscan:CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay10-hz2.antispameurope.com with 4dXDrx4SHSz4F929 X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest:836eb70413c5acce62e457440dd9da8d X-cloud-security:scantime:4.420 DKIM-Signature: a=rsa-sha256; bh=7AMuBMEfhIQw9FVyiKx57RUqUljgR4wYmPvn8hqi5T4=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1766071278; v=1; b=URZ+pN4nR3nITwR3J4qgidVxdLI3Eeo5mOmyTwtMaBdjTRl2yxugb1RIjj5uNSLVNe+Fsm9G n4cZiAYzFIQRNwIwAsD/nRXTA6IreZsdzTWRWxsT1d1xSvOuzrByDDqzx7EYuzPdurBGFbb0kbT hkxtPU55kkTvl79KzX90zMx3yzFHTA35jLSTUboNbzlynl0GUi3cbTfK2FaSCnKe1pj/NbCgbSZ 18a1lrOho6rLJgEO5u1/E9jSENqEKK6tMei/36aFH6AdswnKxdxbXnRFkgqjCko+Du6vzlgxd7S /aHx5v7rg2xXU8ScoZ3XOwpeN3T281fhqxkPpdQzpSGLg== Hi, this series adds support for TQ's TQMa8QM. The first 3 patches are prepatory: 1. Add support for clock-output-names for clk-renesas-pcie. This is necessary as clk-imx8qxp-lpcg.c (driver for phyx1 phyx2 clock gating) reqiures that property on the parent clock. 2. Add support for USB devices in cdns USB3 host controller, namely onboard-devices as USB hubs. Implemented similarily to snps,dwc3-common.yaml. 3. Add DMA IRQ for PCIe controller. Similar to commit 0b4c46f9ad79c ("arm64: dts: imx8qm-ss-hsio: Wire up DMA IRQ for PCIe") which was only tested on imx8qxp which just has one PCIe controller. 4 & 5. Device bindings and platform DT 6. Workaround for missing "ERR050104: Arm/A53: Cache coherency issue" workaround. See [1] for details. Split into separate commit for easy revert once an errata workaround has been integrated. Best regards, Alexander [1] https://lore.kernel.org/all/20230420112952.28340-1-iivanov@suse.de/ Alexander Stein (6): dt-bindings: clk: rs9: add clock-output-names property dt-bindings: usb: cdns,usb3: support USB devices in DT arm64: dts: imx8qm-ss-hsio: Wire up DMA IRQ for PCIe dt-bindings: arm: fsl: add bindings for TQMa8x arm64: dts: Add TQ imx8qm based board arm64: dts: imx8qm-tqma8qm-mba8x: Disable Cortex-A72 cluster .../devicetree/bindings/arm/fsl.yaml | 10 + .../bindings/clock/renesas,9series.yaml | 37 + .../devicetree/bindings/usb/cdns,usb3.yaml | 11 + arch/arm64/boot/dts/freescale/Makefile | 1 + .../boot/dts/freescale/imx8qm-ss-hsio.dtsi | 5 +- .../dts/freescale/imx8qm-tqma8qm-mba8x.dts | 869 ++++++++++++++++++ .../boot/dts/freescale/imx8qm-tqma8qm.dtsi | 322 +++++++ 7 files changed, 1253 insertions(+), 2 deletions(-) create mode 100644 arch/arm64/boot/dts/freescale/imx8qm-tqma8qm-mba8x.dts create mode 100644 arch/arm64/boot/dts/freescale/imx8qm-tqma8qm.dtsi -- 2.43.0