From: Stafford Horne <shorne@gmail.com>
To: LKML <linux-kernel@vger.kernel.org>
Cc: Linux OpenRISC <linux-openrisc@vger.kernel.org>,
devicetree <devicetree@vger.kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Stafford Horne <shorne@gmail.com>
Subject: [PATCH v5 0/6] OpenRISC de0 nano single and multicore boards
Date: Wed, 14 Jan 2026 15:13:09 +0000 [thread overview]
Message-ID: <20260114151328.3827992-1-shorne@gmail.com> (raw)
Since v4:
- Rebased the series on linux-next to allow patches to be incremental.
- Rewrote the dt-bindings patch as an incremental patch, Due to this I
dropped reviewed-by's.
- Added acked-by to the IPI fix patch.
Since v3:
- Switch order of gpio-mmio driver and bindings patches to patch binding
first before driver. Suggested by Krzysztof.
- Removed example form binding suggested by Krzysztof.
- Added Reviewed-by's from Geert and Linus W.
Since v2:
- Fixup (replace) gpio-mmio patch to update driver compatible list and just add
opencores,gpio to mmio-gpio bindings. Discussed with Geert and Linus W
because the 8-bit opencores,gpio is not the same as the 32-bit broadcom
chip. [1].
- Update new device trees to use proper ordering, remove debug options, remove
unneeded "status" properties. Suggested by Geert.
Since v1:
- Use proper schema in gpio-mmio suggsted by Conor Dooley
- Remove 0 clock-frequency definitions in dtsi file
The patches add support for OpenRISC systems running on the De0 Nano FPGA
development board. We have two SoCs which are available here:
- https://github.com/olofk/de0_nano - Single core
- https://github.com/stffrdhrn/de0_nano-multicore - Multicore
As I work on tutorials [2] to help other get started with OpenRISC I would like to
have these defconfig and devicetree definitions in the upstream kernel to avoid
losing them.
When I was working on resurrecting these old setup's I found a major bug in
OpenRISC SMP which is fixed in this series as well.
[1] https://lore.kernel.org/lkml/20251217080843.70621-1-shorne@gmail.com/
[2] https://openrisc.io/tutorials/
Stafford Horne (6):
dt-bindings: gpio-mmio: Correct opencores GPIO
gpio: mmio: Add compatible for opencores GPIO
openrisc: dts: Add de0 nano config and devicetree
openrisc: Fix IPIs on simple multicore systems
openrisc: dts: Split simple smp dts to dts and dtsi
openrisc: dts: Add de0 nano multicore config and devicetree
.../devicetree/bindings/gpio/gpio-mmio.yaml | 16 ++--
arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 +++++++++
arch/openrisc/boot/dts/de0-nano-multicore.dts | 25 +++++
arch/openrisc/boot/dts/de0-nano.dts | 54 +++++++++++
arch/openrisc/boot/dts/simple-smp.dts | 25 +++++
.../dts/{simple_smp.dts => simple-smp.dtsi} | 11 +--
arch/openrisc/configs/de0_nano_defconfig | 79 ++++++++++++++++
.../configs/de0_nano_multicore_defconfig | 92 +++++++++++++++++++
arch/openrisc/configs/simple_smp_defconfig | 2 +-
arch/openrisc/include/asm/smp.h | 3 +-
arch/openrisc/kernel/smp.c | 22 ++++-
drivers/gpio/gpio-mmio.c | 1 +
drivers/irqchip/irq-ompic.c | 15 ++-
drivers/irqchip/irq-or1k-pic.c | 27 +++++-
14 files changed, 390 insertions(+), 24 deletions(-)
create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi
create mode 100644 arch/openrisc/boot/dts/de0-nano-multicore.dts
create mode 100644 arch/openrisc/boot/dts/de0-nano.dts
create mode 100644 arch/openrisc/boot/dts/simple-smp.dts
rename arch/openrisc/boot/dts/{simple_smp.dts => simple-smp.dtsi} (90%)
create mode 100644 arch/openrisc/configs/de0_nano_defconfig
create mode 100644 arch/openrisc/configs/de0_nano_multicore_defconfig
--
2.51.0
next reply other threads:[~2026-01-14 15:14 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-14 15:13 Stafford Horne [this message]
2026-01-14 15:13 ` [PATCH v5 1/6] dt-bindings: gpio-mmio: Correct opencores GPIO Stafford Horne
2026-01-14 15:36 ` Geert Uytterhoeven
2026-01-14 15:48 ` Stafford Horne
2026-01-14 15:43 ` Krzysztof Kozlowski
2026-01-14 15:50 ` Stafford Horne
2026-01-14 15:13 ` [PATCH v5 2/6] gpio: mmio: Add compatible for " Stafford Horne
2026-01-14 15:13 ` [PATCH v5 3/6] openrisc: dts: Add de0 nano config and devicetree Stafford Horne
2026-01-14 15:13 ` [PATCH v5 4/6] openrisc: Fix IPIs on simple multicore systems Stafford Horne
2026-01-14 15:13 ` [PATCH v5 5/6] openrisc: dts: Split simple smp dts to dts and dtsi Stafford Horne
2026-01-14 15:13 ` [PATCH v5 6/6] openrisc: dts: Add de0 nano multicore config and devicetree Stafford Horne
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260114151328.3827992-1-shorne@gmail.com \
--to=shorne@gmail.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-openrisc@vger.kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox