From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 124883D4104; Thu, 5 Feb 2026 13:25:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770297954; cv=none; b=bFxLN90bOOA0TXx1YGwMbvtPdkZmQywbp5itewmQiq0Tdvzq0BQL1cFMW71vcHhy6pNVxVtqy0v3skRPJ8emkoniidakJmuAD94evOhin82cWTNlEDvUEmztoXlijVteyaRjeUyqI024qyBzqTmFd6EtsJqFvC+ctZ4lxrzeBf0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770297954; c=relaxed/simple; bh=KKepWlWv0hhuulM1irvFTuVL+SuskFcvBSAp3M2X3PA=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=ce/UUbs35WQBTnIqUe/qxHsolWn8aZerlpIEgOpI/UuYQO/HmzC3YpZkratcCnjncy+3GzX0u+HOMrxaoYXlFJTgfklm3l4CEAuujF4bTphE1NUqiledbmowkw6arqMOSJHy2pif+1x7xQlW269TKKh666W3NcZguEreB/y9BUM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=g762CHTY; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="g762CHTY" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 621B1C19424; Thu, 5 Feb 2026 13:25:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1770297953; bh=KKepWlWv0hhuulM1irvFTuVL+SuskFcvBSAp3M2X3PA=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=g762CHTYBHDihla3CAznKaBynGBe3ce6oCJe9r56hRr8Ht/YWCtHCwcM3ZqUEHvyT cVAoNQrkodHArIg+j2ww7Tb34Zag4u+DpO/NkdcNp9us+u2rx6LcQKOw5NilalEdZM MdTj9sYQcWzNkhf7oa00DkTBd2/ilb0vV/9omI3JcEJJRmJoPSHSuvVwyVj4nPwFr4 +g77QV/qW/xCr4HvgyN7SxAxqA9ZfChZlcTsCsiI6gJ2JlsjYUxe5bY5vzRo3tpeZt Uwfq7Piryg7lyFgfXQdUal/yNyvdzTfP4Ph0XNZLa8nwKPGpF4NAOsLEulk5gzVuvT cYHfGbhwXEM4Q== Date: Thu, 5 Feb 2026 14:25:51 +0100 From: Krzysztof Kozlowski To: Swamil Jain Cc: jyri.sarha@iki.fi, tomi.valkeinen@ideasonboard.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devarsht@ti.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, praneeth@ti.com, vigneshr@ti.com Subject: Re: [PATCH v2] dt-bindings: display: ti,am65x-dss: Fix AM62L DSS reg and clock constraints Message-ID: <20260205-spectral-dramatic-jellyfish-cec4e2@quoll> References: <20260129150601.185882-1-s-jain1@ti.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <20260129150601.185882-1-s-jain1@ti.com> On Thu, Jan 29, 2026 at 08:36:01PM +0530, Swamil Jain wrote: > The AM62L DSS [1] support incorrectly used the same register and > clock constraints as AM65x, but AM62L has a single video port. > > Fix this by adding conditional constraints that properly define the > register regions and clocks for AM62L DSS (single video port) versus > other AM65x variants (dual video port). > > [1]: Section 12.7 (Display Subsystem and Peripherals) > Link : https://www.ti.com/lit/pdf/sprujb4 > > Fixes: cb8d4323302c ("dt-bindings: display: ti,am65x-dss: Add support for AM62L DSS") > Cc: stable@vger.kernel.org > There are never blank lines between tags. > Signed-off-by: Swamil Jain > --- > Changelog: > v1->v2: > - Remove oneOf from top level constraints, it makes bindings redundant > - Remove minItems from top level constraints > - "dma-coherent" property shouldn't be changed in v1 itself > - Add description for reg-names, clock and clock-names > - Add constraints specific to AM62L and for other SoCs within allOf > check > > Link to v1: > https://lore.kernel.org/all/20251224133150.2266524-1-s-jain1@ti.com/ > --- > .../bindings/display/ti/ti,am65x-dss.yaml | 93 +++++++++++++------ > 1 file changed, 67 insertions(+), 26 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml b/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml > index 38fcee91211e..dbc9d754cf9e 100644 > --- a/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml > +++ b/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml > @@ -36,38 +36,18 @@ properties: > reg: > description: > Addresses to each DSS memory region described in the SoC's TRM. > - items: > - - description: common DSS register area > - - description: VIDL1 light video plane > - - description: VID video plane > - - description: OVR1 overlay manager for vp1 > - - description: OVR2 overlay manager for vp2 > - - description: VP1 video port 1 > - - description: VP2 video port 2 > - - description: common1 DSS register area No, I do not understand this change. We spoke so many times, documented it, wrotre on presentation slides: broadest constraints are always defined in top level. TI received this feedback more than once. Sorry guys, but you are not individual contributors which do it in spare time. Why the same feedback - already documented - has to be repeated? Best regards, Krzysztof