From: Ananthu C V <ananthu.cv@oss.qualcomm.com>
To: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-msm@vger.kernel.org,
Ananthu C V <ananthu.cv@oss.qualcomm.com>
Subject: [PATCH v4 0/2] arm64: dts: qcom: add IMEM and PIL regions for glymur
Date: Fri, 27 Mar 2026 03:24:34 -0700 [thread overview]
Message-ID: <20260327-glymur-imem-v4-0-8fe0f20ad9fd@oss.qualcomm.com> (raw)
This series adds dt binding and node for IMEM on glymur.
changes in v4:
- picked up acked-by for the dt-binding
- added dt node for imem on glymur
- rebased the commits
- link to v3: https://lore.kernel.org/all/20260129071435.2624252-1-ananthu.cv@oss.qualcomm.com/
changes in v3:
- moved dt-binding to sram.yaml for mmio-sram fallback
- link to v2: https://lore.kernel.org/all/20260123101501.2836551-2-ananthu.cv@oss.qualcomm.com/
changes in v2:
- alphabetically sorted the placement of glymur in the list
- link to v1: https://lore.kernel.org/all/20260122093319.2124906-1-ananthu.cv@oss.qualcomm.com/
Signed-off-by: Ananthu C V <ananthu.cv@oss.qualcomm.com>
---
Ananthu C V (2):
dt-bindings: sram: document glymur as compatible
arch: arm64: boot: dts: qcom: add IMEM and PIL regions for glymur
Documentation/devicetree/bindings/sram/sram.yaml | 1 +
arch/arm64/boot/dts/qcom/glymur.dtsi | 16 ++++++++++++++++
2 files changed, 17 insertions(+)
---
base-commit: 6b346ee225a1747218759fc4846aacf203e1eb35
change-id: 20260327-glymur-imem-bfcf2288e5f8
Best regards,
--
Ananthu C V <ananthu.cv@oss.qualcomm.com>
next reply other threads:[~2026-03-27 10:24 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-27 10:24 Ananthu C V [this message]
2026-03-27 10:24 ` [PATCH v4 1/2] dt-bindings: sram: document glymur as compatible Ananthu C V
2026-03-29 11:05 ` Dmitry Baryshkov
2026-03-31 11:09 ` Ananthu C V
2026-03-27 10:24 ` [PATCH v4 2/2] arch: arm64: boot: dts: qcom: add IMEM and PIL regions for glymur Ananthu C V
2026-04-08 9:42 ` Konrad Dybcio
2026-04-21 9:47 ` Ananthu C V
2026-04-22 11:07 ` Konrad Dybcio
2026-04-23 11:25 ` Ananthu C V
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260327-glymur-imem-v4-0-8fe0f20ad9fd@oss.qualcomm.com \
--to=ananthu.cv@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox