From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qt1-f175.google.com (mail-qt1-f175.google.com [209.85.160.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A9A140711B for ; Tue, 31 Mar 2026 19:44:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.175 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774986244; cv=none; b=i0Y9kBGZqR4LpeYQ1WG1Vfr9sSWlFxhLDhWpvYrmDkr56OK6Pb3aAPXPSusqPAEryPi4waik5d0tMUG92v7l9/kcX54rZp3UE0HRTEFZ8GAReUVyYGNmZmNC29CWsCX3cYqpdFkiWQTKMYzLjZ86W5rgPwPnxK7kl6qDlAjUDDI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774986244; c=relaxed/simple; bh=qu8bAAJfjLJVtPJ0M7mvCqS6W5WISRGIXt9zkmXzxvo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MDh9svuzfqwlHGGZgUxJTPkC6jL0tRCvViuO9jP7hTf1aAWtuzG5tb1DilomwZvdnu6vsl3xCIa+6ePvbojzQgciT/OhQ03a6VhwvYToD/l2iK/9p7uxlDdG6JYLPEqQE7iXpz1fipldbRTLAoL7q9UorEvtUAF3YgNA2JhdNK0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MaSqrzFv; arc=none smtp.client-ip=209.85.160.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MaSqrzFv" Received: by mail-qt1-f175.google.com with SMTP id d75a77b69052e-50697d6a69cso32352371cf.2 for ; Tue, 31 Mar 2026 12:44:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774986241; x=1775591041; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qJ6iuzD3e1xlHjcAVLCKvAnVJFh4LA+GcQW5nRxzCOg=; b=MaSqrzFvu7/R012pxX4YHaxaJfZnyJusNRa2WCGr4L5mZ0u5S5dBN9RzZ8QV1E/hRF gdNP8fkCOB2zKBkhmzUjtfBqv/2MWLYlDAx0mvLW1924Gn7drdoVjNCnqVBJ5PK1ooSL dbdyUQUeIdJscj6b2Uw6QN21EsUT59fThvdG+TYJ5ClZbh8hgs0M+CbjiaS03cPWe6NI YShPa8GfPrZ37zeNeLF/QxTZG6fhtT86y0Qq1JBm/i8I54qQqqF5IRfuTdynUQklc8Rp eR/f+KTW0bxUMXJhz4jEZ2JS4jgea3WsqVLaEm8AnLP2dNL+ryQsXbr1igSP+UmmOrKL V4iQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774986241; x=1775591041; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=qJ6iuzD3e1xlHjcAVLCKvAnVJFh4LA+GcQW5nRxzCOg=; b=oV6JrwD5HSoQYKCQ0yOnHCioO/Ek9SE5xz625OVMzhN40YOiOpw4ADHHRBNnE7lUew MGcuIVQ7+YoMkqYetHcbQOcyZ75IikpFf2RSNWHVz2nZMv3FF5AgUNgbyn8JBOS0af8w VKNeHTK6MaGRLtb91KsnS6Gr0z0t/eXMXuIDobfiDciCKL4/tVOwtpxa9xiOdVqOz9e8 5YdU1HkSqtcVaXg/c09mFG0UdFh87fzaEZbmnDPTMmq15DDB8HThTK+tfglzIFYi3Iom AAQCo6VCvB7sezfkrsy26YdTwZwH4Ln3LkwnNeqMMyfp9zMOg/nn6ze5wISxpu7rZaB6 XClg== X-Forwarded-Encrypted: i=1; AJvYcCVxolwImWzvb3o/RoStkPzPR+fBDFRTLI8RGxBh4QuBrEkQfi3wY/KNHoGXNt8ECJak9L5whPci/pob@vger.kernel.org X-Gm-Message-State: AOJu0Yw7LuEgrDYlHvOZEmG6LSU5B1GartHJCU4AVp76binVV3ObpRdU ENtyvARbsrDmpMzgpHMBK3BAQvAvGhCC7VOpcPHlIs/1PaOEUfB83GmD X-Gm-Gg: ATEYQzwigshlan2xiPV6n32hEwCB/EQYxIG24mm5o9zhUz7SaJ+lIhqWA4iE3jpKQOt ekixGtIkSQgtSlXo6Np46LDeySshhs6nFmLSZsNtTsGCXmm2OTczGOeu9R5pI7/7bJ1egtQ89gA YWSGTUovVQ1kUvD7uB7TyEqUfpHBW9zGpGt1f0Y/IFX4qiljXDiB6onAvTZlR1bBnYnoAWmZb9i dyP+M5TEUnJQuhyRICBxG6xHph4wCb9S6aMAHHJB180uCesRf8KG3dWUmuUuDvbgjjuRBzHU30S 4GCHS9ec+H9EuV5s9BxKHCvAdZcj1hbZ1mRI6gGCNkWh2fQ1j3yQxkcGeJrkJtWOlSaP0OwJNK3 QWN83Y12HQIX3h+kR4fmU62BOEoHJzZjZtFUMgq14O/jL7TNPIJEF7d/OvjNujEAryWdvTQyyco ZQ0a2TkAORmo9hBCEx8rZrPcaekxkVcy53zbY= X-Received: by 2002:a05:622a:428d:b0:506:217e:b0e5 with SMTP id d75a77b69052e-50d3ba37cdbmr13816891cf.0.1774986241560; Tue, 31 Mar 2026 12:44:01 -0700 (PDT) Received: from localhost ([199.7.157.124]) by smtp.gmail.com with ESMTPSA id d75a77b69052e-50bb2c9c93asm114230041cf.7.2026.03.31.12.44.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Mar 2026 12:44:01 -0700 (PDT) From: Richard Acayan To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Cc: Mauro Carvalho Chehab , "Bryan O'Donoghue" , Robert Foss , Todor Tomov , Vladimir Zapolskiy , Tianshu Qiu , Sakari Ailus , linux-media@vger.kernel.org, Robert Mader , David Heidelberg , phone-devel@vger.kernel.org, Richard Acayan Subject: [PATCH v12 2/3] arm64: dts: qcom: sdm670: add camera mclk pins Date: Tue, 31 Mar 2026 15:44:36 -0400 Message-ID: <20260331194437.41041-3-mailingradian@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260331194437.41041-1-mailingradian@gmail.com> References: <20260331194437.41041-1-mailingradian@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The camera subsystem is added for the SoC common devicetree, but the mclk pins should also be common across the SoC. Add the mclk pins for the cameras. Suggested-by: Konrad Dybcio Link: https://lore.kernel.org/r/5135823c-f2e4-4873-9e3a-9d190cac0113@oss.qualcomm.com Reviewed-by: Vladimir Zapolskiy Reviewed-by: Bryan O'Donoghue Reviewed-by: David Heidelberg Reviewed-by: Konrad Dybcio Signed-off-by: Richard Acayan --- arch/arm64/boot/dts/qcom/sdm670.dtsi | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm670.dtsi b/arch/arm64/boot/dts/qcom/sdm670.dtsi index fbd16b1f3455..f115bc6e64f3 100644 --- a/arch/arm64/boot/dts/qcom/sdm670.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm670.dtsi @@ -1196,6 +1196,34 @@ tlmm: pinctrl@3400000 { gpio-ranges = <&tlmm 0 0 151>; wakeup-parent = <&pdc>; + cam_mclk0_default: cam-mclk0-default-state { + pins = "gpio13"; + function = "cam_mclk"; + drive-strength = <2>; + bias-disable; + }; + + cam_mclk1_default: cam-mclk1-default-state { + pins = "gpio14"; + function = "cam_mclk"; + drive-strength = <2>; + bias-disable; + }; + + cam_mclk2_default: cam-mclk2-default-state { + pins = "gpio15"; + function = "cam_mclk"; + drive-strength = <2>; + bias-disable; + }; + + cam_mclk3_default: cam-mclk3-default-state { + pins = "gpio16"; + function = "cam_mclk"; + drive-strength = <2>; + bias-disable; + }; + cci0_default: cci0-default-state { pins = "gpio17", "gpio18"; function = "cci_i2c"; -- 2.53.0