From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5FE4914F9FB for ; Tue, 14 Apr 2026 05:00:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776142843; cv=none; b=OYHXbJBQcwoWLSEuGhfOY8cblVexb3+BYhtV/OiScB/3NV/eJsACggLzQnJXZ5jNDnz1g9SOvSL3N9SOQMSNH7VVLEGfnizwiVJGLoLdod2eMNpluD78bJsdhxJodu8azE3673c7jcxCdhHnGaI5p4RH0yygQZya/4MDBS6rHXE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776142843; c=relaxed/simple; bh=+G8A9ery+s3UQR4ks8cuL74090Vvan1tS6zqjUU4Zrk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jdKDzeyn4wKpgJ/ZzcmBMmMxrcA6VRo1PCeFgOciuoO5h99h8oyGPvxzOR7TkiOGRbk/18uO3Ef0Ny+SNxG5cZQcQjR8Zw+AgIUYFSRyHxF9S9a/fj1ZHAhqydAPFnWIKb6Hd98pnsVYFr4McxYFwJYuqwrGEAl9KuTzKjpfngE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=apcGzutO; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HFHzvuH3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="apcGzutO"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HFHzvuH3" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63DLBLpl3157820 for ; Tue, 14 Apr 2026 05:00:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= fKV/5f3Zwel3X0HBSamMpA4C9Dpr5+g/2xdz/loKqVQ=; b=apcGzutOoE2Vbx5N MqeP2A+WfN6Lu4A8/aXlHbG0SCvgqt/uvlBpGyk0cTSAcnscG2XrNFXSppUbWLnU PBmxJz/BKs6Gr4I4+lDU6ah30DqGAG7epR9rEDG+1unKxHev6f1TR9D6jJ6WzdFy r/t+teaOKRlIhnXMA2fM6wMafx4znIVUswDsB1fSkn5j0XKhPMaa9uBDsTfPSVR5 CZqRHupdwqHBegVtmsJ2l+POgiBsYlr9R8hu//gNfVTufKQaiDY1Ef/pu3aeCzVU 0P/v9Sz30ZaOdzP19Py8+H13SS2zpHgKkeuqjqHyB2j/NXD/njiD4zoq5eBueIHQ 5qdR2Q== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dh86b91x7-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 14 Apr 2026 05:00:41 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2b2523e0299so126033265ad.3 for ; Mon, 13 Apr 2026 22:00:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776142840; x=1776747640; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fKV/5f3Zwel3X0HBSamMpA4C9Dpr5+g/2xdz/loKqVQ=; b=HFHzvuH3wfciGvrBxG0rI1Dajd7rrga4mBUcgAVUxkfC+LI8W+WCZGUpeU7HufGKvT 1kaUO6k9ooEqOCJAxgDnidUHFai21rUDnU+slX87s0c9z/jK568HAmTZ37RL1Nm5LKJs BqeTISlcEG46L2Ekiq89lnm21GJ5bw1VPoYsDstItmh57/weJwrwEs09qkZWpD716yQd jSYncfrHrZjSuXEFKYDmUPoqBVKBQ5bWzNCSUb7MH2R54J8Kq2+c61uaJVUlGLWQ/Zvl WQ2WlQA7+rbljGnYlZNYcgzJDLS7Wid6WvA2brtE5WsDaZrlmmaNAXcFKqBcx26TiYIn EmEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776142840; x=1776747640; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=fKV/5f3Zwel3X0HBSamMpA4C9Dpr5+g/2xdz/loKqVQ=; b=Qlbe51YoOAZp2LU5xWnhfUmyr3GOQ0wXjS0WEuoH32N+NkRRXvgWfSrfxM666orN5j o8GouFs8jId8sxGsjutswFau/98SDIcYecv+MFGKv12xRh3VbTwfRyeyrQ11BtWfLfZw QaSR0S9+rUp4kZLmMIsybS7P7m3FhJb1L6HlMPhwO053sjUVEjNHGlBilvXMJ/LrfIwJ DM3sk5WZwR22JwP5fII1ArBmFtguXQzLyDHEaza5q5tNaAvAjUJaT+Y2VMkRNjPVg75J zkyFpuxMQ3on4Dw8j/Mf8roxbRUA/wQrSIwzXeK4yklJsM0M9ZhAjQqPbwUgavmZNvCO yqRA== X-Forwarded-Encrypted: i=1; AFNElJ9XcmWMT0UlCGJ5MKMmoePdyco45RySMbE1njmNe7/BYYDafzgRVjpPxSabB3vQpYeQWOgKnk3IYXFY@vger.kernel.org X-Gm-Message-State: AOJu0YzoDhdve1L8m7YG+UXkW0uJuYxIdTCWlaY2UlW6wfg1jkfnGOOS lRYziLXNtEpJoMqmPFJGA4sZpMNiGGNafanks9OPqmu18ojkA5jhgLOqYCYkoEMP6QUns+RVH0v OtxLivXjGiDIZSrfbtdmxgfovCkbq9Bb9w0tBvouCGshyl+RCpO5cNCuoK4RCr9uJ X-Gm-Gg: AeBDieuXY378oqOed4HOGs3dD4CBZVnH0j9RXG2gTvevn46uZcPYySXaiEjB7Fpskeh udvkHa4rKTNx61PQnG1p/m8staweDgK0WU922UNzqI74QWtWz24x7tWrDTBthDQew64wWT2Xnvz atVN7EvjDxV8snwYV7wWDLRwl1pSGQsyRglPnjrmn5ywIKSJEDFOyxjzWcjibKhOocC7F/6KW6M ORRkHDMISdgyuTWW1T6PE9GjB8+I/VVIGjAQpZHpoQJ/jj4u2GBAhNM3YrKTk9wtK7QVKxXkHOI AEn2b8w968DtxxKDeaecalCFI056MVuvAtMkxFbom57gOFhrojSqiW49DwYxmgDpsdhVPbwSKl6 el9QMFTtnefv+F/S5tP8YDtTSUH68t2OO4cUMSvCwl4M4A3FOynwgCg0= X-Received: by 2002:a17:903:1d1:b0:2b2:5c31:24bf with SMTP id d9443c01a7336-2b2d59b838cmr173350665ad.19.1776142839669; Mon, 13 Apr 2026 22:00:39 -0700 (PDT) X-Received: by 2002:a17:903:1d1:b0:2b2:5c31:24bf with SMTP id d9443c01a7336-2b2d59b838cmr173346045ad.19.1776142834257; Mon, 13 Apr 2026 22:00:34 -0700 (PDT) Received: from hu-bvisredd-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b2d4db198asm134678425ad.3.2026.04.13.22.00.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Apr 2026 22:00:33 -0700 (PDT) From: Vishnu Reddy Date: Tue, 14 Apr 2026 10:29:57 +0530 Subject: [PATCH 01/11] dt-bindings: media: qcom,glymur-iris: Add glymur video codec Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260414-glymur-v1-1-7d3d1cf57b16@oss.qualcomm.com> References: <20260414-glymur-v1-0-7d3d1cf57b16@oss.qualcomm.com> In-Reply-To: <20260414-glymur-v1-0-7d3d1cf57b16@oss.qualcomm.com> To: Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Joerg Roedel , Will Deacon , Robin Murphy , Bjorn Andersson , Konrad Dybcio , Stefan Schmidt , Hans Verkuil Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, iommu@lists.linux.dev, Vishnu Reddy X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1776142821; l=7566; i=busanna.reddy@oss.qualcomm.com; s=20260216; h=from:subject:message-id; bh=+G8A9ery+s3UQR4ks8cuL74090Vvan1tS6zqjUU4Zrk=; b=XO1zeby/rN6i9PLEcVfWtA0m0CIuWGsMgjInqQlzFiOsTdjyiloYh9P4cjbtWRq/DqAw3dmE3 c3nzQHxMEHqB8QMmy569IAuCmPBR1bLQH8lMu4YGlGuaWOfd7bbQZNB X-Developer-Key: i=busanna.reddy@oss.qualcomm.com; a=ed25519; pk=9vmy9HahBKVAa+GBFj1yHVbz0ey/ucIs1hrlfx+qtok= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE0MDA0NSBTYWx0ZWRfXx7Nd4FjQ9rQa 5wPF4j/lAVBJCZBNKyshB+RtHQyPSfeIOfN5LZERLc/aAXpqiXCCfVb2lco+WHrPsufafzpczB/ OCsXfIrncOb76zkqIKRpCl+CidMqkZ52Stl9xi++WPGrRoQo9s/qD9ckEzKVY8I/iKWhkXFGuc+ LHRaU3zI0TwjM7Iplxx7tpRRFUSL07fznVOD2Jli4wcv5FI/IN0selxSOOfbcqlHf/gxLixEPF1 3lLxwH7O+fBgiYH71cc15l0Mj7RlfYbqVyoT4q24/JatQqU5rbvXpJ3VoKD0zlnx1b5Nw0EhCtP 1jnyne7QeH9M3DiXP+4UPBmfqKjkuxP/LqVwEHMDOeKv/cDZtcZjlZ1r86pFwTRrg6LuSyEpl+/ ZtjdMP8bVRaI02jg+X8IhM+Vk6jNWPih/Q3f51aiYoDR8vc1Ys+UKzRNmMa3+yEKh6jjgshG6cP 3QR+XWCghai8Y4YVzOg== X-Authority-Analysis: v=2.4 cv=MahcfZ/f c=1 sm=1 tr=0 ts=69ddc9f9 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=17OVpTNTOV0qq6DYWkQA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: 5U8GDP-cO5_poaViWCK1acAOcf1xzOSP X-Proofpoint-GUID: 5U8GDP-cO5_poaViWCK1acAOcf1xzOSP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-14_01,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 priorityscore=1501 phishscore=0 suspectscore=0 malwarescore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604140045 Add device tree binding for the Qualcomm Glymur Iris video codec. Glymur is a new generation of video IP that introduces a dual-core architecture. The second core brings its own power domain, clocks, and reset lines, requiring additional power domains and clocks in the power sequence. Signed-off-by: Vishnu Reddy --- .../bindings/media/qcom,glymur-iris.yaml | 220 +++++++++++++++++++++ include/dt-bindings/media/qcom,glymur-iris.h | 11 ++ 2 files changed, 231 insertions(+) diff --git a/Documentation/devicetree/bindings/media/qcom,glymur-iris.yaml b/Documentation/devicetree/bindings/media/qcom,glymur-iris.yaml new file mode 100644 index 000000000000..10ee02cd1a7d --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,glymur-iris.yaml @@ -0,0 +1,220 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,glymur-iris.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Glymur SoC Iris video encoder and decoder + +maintainers: + - Vishnu Reddy + +description: + The Iris video processing unit on Qualcomm Glymur SoC is a video encode and + decode accelerator. + +properties: + compatible: + const: qcom,glymur-iris + + reg: + maxItems: 1 + + clocks: + maxItems: 9 + + clock-names: + items: + - const: iface + - const: core + - const: vcodec0_core + - const: iface_ctrl + - const: core_freerun + - const: vcodec0_core_freerun + - const: iface1 + - const: vcodec1_core + - const: vcodec1_core_freerun + + dma-coherent: true + + firmware-name: + maxItems: 1 + + interconnects: + maxItems: 2 + + interconnect-names: + items: + - const: cpu-cfg + - const: video-mem + + interrupts: + maxItems: 1 + + iommus: + maxItems: 4 + + iommu-map: + maxItems: 1 + + memory-region: + maxItems: 1 + + operating-points-v2: true + opp-table: + type: object + + power-domains: + maxItems: 5 + + power-domain-names: + items: + - const: venus + - const: vcodec0 + - const: mxc + - const: mmcx + - const: vcodec1 + + resets: + maxItems: 6 + + reset-names: + items: + - const: bus0 + - const: bus_ctrl + - const: core + - const: vcodec0_core + - const: bus1 + - const: vcodec1_core + +required: + - compatible + - reg + - clocks + - clock-names + - dma-coherent + - interconnects + - interconnect-names + - interrupts + - iommus + - memory-region + - power-domains + - power-domain-names + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + + video-codec@aa00000 { + compatible = "qcom,glymur-iris"; + reg = <0x0aa00000 0xf0000>; + + clocks = <&gcc_video_axi0_clk>, + <&videocc_mvs0c_clk>, + <&videocc_mvs0_clk>, + <&gcc_video_axi0c_clk>, + <&videocc_mvs0c_freerun_clk>, + <&videocc_mvs0_freerun_clk>, + <&gcc_video_axi1_clk>, + <&videocc_mvs1_clk>, + <&videocc_mvs1_freerun_clk>; + clock-names = "iface", + "core", + "vcodec0_core", + "iface_ctrl", + "core_freerun", + "vcodec0_core_freerun", + "iface1", + "vcodec1_core", + "vcodec1_core_freerun"; + + dma-coherent; + + interconnects = <&hsc_noc_master_appss_proc &config_noc_slave_venus_cfg>, + <&mmss_noc_master_video &mc_virt_slave_ebi1>; + interconnect-names = "cpu-cfg", + "video-mem"; + + interrupts = ; + + iommus = <&apps_smmu 0x1940 0x0>, + <&apps_smmu 0x1943 0x0>, + <&apps_smmu 0x1944 0x0>, + <&apps_smmu 0x19e0 0x0>; + + iommu-map = ; + + memory-region = <&video_mem>; + + operating-points-v2 = <&iris_opp_table>; + + power-domains = <&videocc_mvs0c_gdsc>, + <&videocc_mvs0_gdsc>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>, + <&videocc_mvs1_gdsc>; + power-domain-names = "venus", + "vcodec0", + "mxc", + "mmcx", + "vcodec1"; + + resets = <&gcc_video_axi0_clk_ares>, + <&gcc_video_axi0c_clk_ares>, + <&videocc_mvs0c_freerun_clk_ares>, + <&videocc_mvs0_freerun_clk_ares>, + <&gcc_video_axi1_clk_ares>, + <&videocc_mvs1_freerun_clk_ares>; + reset-names = "bus0", + "bus_ctrl", + "core", + "vcodec0_core", + "bus1", + "vcodec1_core"; + + iris_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-240000000 { + opp-hz = /bits/ 64 <240000000 240000000 360000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_low_svs>; + }; + + opp-338000000 { + opp-hz = /bits/ 64 <338000000 338000000 507000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_svs>; + }; + + opp-366000000 { + opp-hz = /bits/ 64 <366000000 366000000 549000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs_l1>; + }; + + opp-444000000 { + opp-hz = /bits/ 64 <444000000 444000000 666000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_nom>; + }; + + opp-533333334 { + opp-hz = /bits/ 64 <533333334 533333334 800000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_turbo>; + }; + + opp-655000000 { + opp-hz = /bits/ 64 <655000000 655000000 982000000>; + required-opps = <&rpmhpd_opp_nom>, + <&rpmhpd_opp_turbo_l1>; + }; + }; + }; diff --git a/include/dt-bindings/media/qcom,glymur-iris.h b/include/dt-bindings/media/qcom,glymur-iris.h new file mode 100644 index 000000000000..5766db0b9247 --- /dev/null +++ b/include/dt-bindings/media/qcom,glymur-iris.h @@ -0,0 +1,11 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef _DT_BINDINGS_MEDIA_QCOM_GLYMUR_IRIS_H_ +#define _DT_BINDINGS_MEDIA_QCOM_GLYMUR_IRIS_H_ + +#define IRIS_FIRMWARE 0 + +#endif -- 2.34.1