From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 18FF73B584A for ; Wed, 15 Apr 2026 13:33:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776260028; cv=none; b=Lrl5RjZJplYZ4QbFOQLrgf2myLsMRo2sGyQjpvriVuFXbWvWz6UBJCXYBB4/9H9dt1RTBzbC1dyYUjLLTbGasms7tiHANym16aP+Up/jtF//G5erMvUD3b+QcoS97K8MiwaFUPfrnvavJAzzyvZuwVvi//6k2PJuU0O1aWQ3AIw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776260028; c=relaxed/simple; bh=MDqwhecTW4EJwoRIzi2Jxw4U12W0N6LMGHAHov4gvCQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mhLXdrWgbJgbMzJts/K+ZfroB87FxW08B6P/eNQ4cqf5ikUtQaI29mWzxGbVXTGKZnKIL8Fg/urHo7OKedvaNSd9r0rgkX271cIMFwjrPcuXf37PSbQu1vU/2pgrsTrvSUWi3aR9dbGMQiJjVMnaD31iygXYMPuWQUgL15jPV7s= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ah30PV9U; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=e+V1zT9d; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ah30PV9U"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="e+V1zT9d" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63F98GkN4053341 for ; Wed, 15 Apr 2026 13:33:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= CD0hcrZPmTX3WuZwU95ZTPb83xTzxMybISm7lO6K16o=; b=ah30PV9U4tqA4nH5 Ezuddp5IKc+PFTEOlgvZk2VAB7lxVhMgVrRBXZz1Mhgv3RBb0pbHXg3mUg3chk45 e6YIqgm/r32DGIFBnsyWry7/yQEg7iidgO9eiBoX20Tw5q1DdeMq6JICwLVrbjpb T6xz2JybLUpxxbOhmDP1Vr7Gh8KpPymbFdE+AwxcgT1kjOGeCHcmOZZfJjLhAUo1 ibe1yfRM4C8fTTgcxdMdXsHH2n7LElIdBFo5jr49lqT9ypEQFyiKwspgLyFWf9Xt d0TaM2HaHLmd663erW/ng4TmebObkoD+ie1L6QSDcw8MWtgXukXTnODt0j9k+WY2 cReY0g== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dj7s5rtry-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Apr 2026 13:33:46 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-82f37744f01so4561266b3a.3 for ; Wed, 15 Apr 2026 06:33:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776260026; x=1776864826; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=CD0hcrZPmTX3WuZwU95ZTPb83xTzxMybISm7lO6K16o=; b=e+V1zT9dYUYn0sEAtqA45MjXHGVwibCkm5Psf9xByKcxvn4VbeP//lzS6UQdbx9RmB 5cywjhVuRAl1huo1hw9iJlviJ2I6Bh6PWYh/xYv+GTEBmleAurfNMum8KUWHUsXqiYHd YlUeBDfF1p7FuOPB8D8+k+QgdDhE80QipAyyO7CNMX5x/nJRZNGuEeXUx8oTgx45EIWa FKDd7HtrnOrvEq6TGXG6skE2sH3g8NLTrEf01lbsYdUY1k/1Kh6QC7t6Ifj/smak+D/4 5UbXPXZw5zast1dpEpZmNnDptbnNkM0Oo+Qi1U1U/DMYKBLYXxTQcRPR1LeuoWoab/c8 mjuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776260026; x=1776864826; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=CD0hcrZPmTX3WuZwU95ZTPb83xTzxMybISm7lO6K16o=; b=DtOFw4S2RkgRg/dLpy/HP6dbws/FzvfNCE6w6mdR8XBWraKYNvIJa6hZeZGaCfHXW6 YaFB1ItgIq2R+i+p1MNu0PPzD8xuQgaOzvpqWUy5/FUFFTPki171CCxCG3ImniNwnru4 1MBMMLz/QwLTV8UPCELNMa3WUT9JYnbQI5HpfONY/+sCqrPGJmUA0jz1ci92u4JAN8Hk RdVXN0Kr4bsyqwYilgBkQIwIZT9wt6OBHUMMGYthJb3ckl8Vo3Jvc1SYGDAoWkn0EOVi WlZtVYJ9hzbFogqUIiIPw0Sws1dR41Kkput++tNgNoBz1EtmP3kgTGRX2X4I1k1BvGLT Hi/g== X-Forwarded-Encrypted: i=1; AFNElJ/K6zqKCabiGZzfFX/TZnwxVo9ICoYG2MTeIaEhyV2MCc1tU1mj/ZzxAodWgZ4s6IIfn7QbJOs9brII@vger.kernel.org X-Gm-Message-State: AOJu0YyOUYigvEvNm4o/z8abDiSdzq2pmH0yCV0RHzSfFLvN8mmBuGF/ CdFZbVlScle1iwZnHIXD3hBgZhpnytDL0zUpbIra1HZzOjobArPZyYe3ogw9Zby4r5Zj5CKoqFi FzblCxymSS0qxazfF82bmmfL4IiPCDh0+YcMPkeDjRscRfkEevRmTnnufvJ90azwN X-Gm-Gg: AeBDieuI3ZwqKYV2zrq3lJp9Pr6FjPSoykaQUfGY090t9V506rxH/11z9rGPOc1OTcg a2B0rfuTKHaecq51s8D/w8yJBgg1fjPvnbabd2UmtuNYBSLdH0W2zJo07QPfyLm95e5DfyjgLiN snTuqP8POkXVEMugvTVLjDNu+CTltWhIrQLCbSAz3F2BBM+3e/+LQEqa3PrK74NhMlVyf2D1+OJ ZMFu9ciDjMasj2mUZxAP3D9qRh6+d1AFirofOp5UpHr/An+XEb8K983w6CfKAiC4EETNy4/xf/D lOuWh5LDDLbHSWAwojxg1fgv3EC7txm9iMZ0IXgwKi5qgrEKbFWaUO3yDR5k03HW+BPs7/Kn4LB TD9wP5UYBzIWNIzOCswlNzGBC162dJ+rU3LSRqwMaUMIWO2lZT6gzvN4hvRUUBzPhfjxLtAcKOc MPmJAgSVCu3X5x9Vmg3HP4+qGgKgPiumjes14OLEC7sWCMuX71iX5/JbY6 X-Received: by 2002:a05:6a00:951b:b0:82f:5a8b:7f90 with SMTP id d2e1a72fcca58-82f5a8b8304mr5825876b3a.14.1776260025316; Wed, 15 Apr 2026 06:33:45 -0700 (PDT) X-Received: by 2002:a05:6a00:951b:b0:82f:5a8b:7f90 with SMTP id d2e1a72fcca58-82f5a8b8304mr5825827b3a.14.1776260024662; Wed, 15 Apr 2026 06:33:44 -0700 (PDT) Received: from hu-kathirav-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f6b95f222sm1602774b3a.29.2026.04.15.06.33.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Apr 2026 06:33:44 -0700 (PDT) From: Kathiravan Thirumoorthy Date: Wed, 15 Apr 2026 19:03:19 +0530 Subject: [PATCH 4/5] arm64: dts: qcom: add IPQ9650 SoC and rdp488 board support Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260415-ipq9650_boot_to_shell-v1-4-b37eb4c3a1d1@oss.qualcomm.com> References: <20260415-ipq9650_boot_to_shell-v1-0-b37eb4c3a1d1@oss.qualcomm.com> In-Reply-To: <20260415-ipq9650_boot_to_shell-v1-0-b37eb4c3a1d1@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kathiravan Thirumoorthy X-Mailer: b4 0.15.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1776260000; l=10885; i=kathiravan.thirumoorthy@oss.qualcomm.com; s=20230906; h=from:subject:message-id; bh=MDqwhecTW4EJwoRIzi2Jxw4U12W0N6LMGHAHov4gvCQ=; b=DN7mKuc4eTiuvVay9JTjko0Ogye8Zjv0widV3dOttDLa9ipHfX+OlW3omwWlJDzty1J1+sZnw Ya8L7JaYkC3DOdy+xWAGSG6zXADdGqYF3ks6Cb3IGJLU0A9Z7Yce27X X-Developer-Key: i=kathiravan.thirumoorthy@oss.qualcomm.com; a=ed25519; pk=xWsR7pL6ch+vdZ9MoFGEaP61JUaRf0XaZYWztbQsIiM= X-Authority-Analysis: v=2.4 cv=A7Zc+aWG c=1 sm=1 tr=0 ts=69df93ba cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=fBkTXTPqfNaV2XDYC8MA:9 a=QEXdDO2ut3YA:10 a=2VI0MkxyNR6bbpdq8BZq:22 X-Proofpoint-ORIG-GUID: _zws8lKwOcRDXONJKZDPojGaZyYsgtvB X-Proofpoint-GUID: _zws8lKwOcRDXONJKZDPojGaZyYsgtvB X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE1MDEyNiBTYWx0ZWRfX63SKxA9VGz20 KZw4e+22xSexHS8ZOwtKe4zyBKuw6hPzgR+uGUUVgPKD4dSx2UdmHyN7zB4jAPJdCnN7pT6IUIN yiie3Gv8bL7NJxbRtWwZZFVr2NUQB6f+TbEiD6qZs5zh+lanV+fiXB4tsFLgAuHcBdx7TZ2eNcz kIA9hrm41oruievCzMSpu8FWkmmMlM1M3NmVkQ6ISsvXbUq2dRSHrX33RvLOhozJvpBhyqWqPWG k7Pf4LPUClH0JiSI9Mv0nzSbitBPXocN3WPM2PU94URRH8WqEtXrOH8j+89cxWEY315mkktQdO2 +LOCnESbTVQiM6DdUKT8UUjQPxPuCiATvSU2TBQe0QCG4fs+VwhsyMeHGJCUyKbmnzUh9nr5to2 ZAMKpPci49sW7Q/C5MwDqneVtU8mQ3DmPo/xgj1DmeoX0P3vDI7AxorIqoDVvPHRMm43KwPwhzZ F7zFGdedkU54dmKOr+A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-15_01,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 adultscore=0 bulkscore=0 priorityscore=1501 phishscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604150126 Add initial device tree support for the Qualcomm IPQ9650 SoC and rdp488 board. Signed-off-by: Kathiravan Thirumoorthy --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/ipq9650-rdp488.dts | 79 ++++++ arch/arm64/boot/dts/qcom/ipq9650.dtsi | 366 ++++++++++++++++++++++++++++ 3 files changed, 446 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/Makefile index 4ba8e7306419..dba16311ca2b 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -39,6 +39,7 @@ dtb-$(CONFIG_ARCH_QCOM) += ipq9574-rdp433.dtb ipq9574-rdp433-emmc.dtb dtb-$(CONFIG_ARCH_QCOM) += ipq9574-rdp449.dtb dtb-$(CONFIG_ARCH_QCOM) += ipq9574-rdp453.dtb dtb-$(CONFIG_ARCH_QCOM) += ipq9574-rdp454.dtb +dtb-$(CONFIG_ARCH_QCOM) += ipq9650-rdp488.dtb dtb-$(CONFIG_ARCH_QCOM) += kaanapali-mtp.dtb dtb-$(CONFIG_ARCH_QCOM) += kaanapali-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) += lemans-evk.dtb diff --git a/arch/arm64/boot/dts/qcom/ipq9650-rdp488.dts b/arch/arm64/boot/dts/qcom/ipq9650-rdp488.dts new file mode 100644 index 000000000000..6871f3dc4eaf --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq9650-rdp488.dts @@ -0,0 +1,79 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "ipq9650.dtsi" + +/ { + model = "Qualcomm Technologies, Inc. IPQ9650 RDP488"; + compatible = "qcom,ipq9650-rdp488", "qcom,ipq9650"; + + aliases { + serial0 = &uart1; + }; + + chosen { + stdout-path = "serial0"; + }; +}; + +&sdhc { + max-frequency = <192000000>; + bus-width = <4>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + pinctrl-0 = <&sdhc_default_state>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&sleep_clk { + clock-frequency = <32000>; +}; + +&tlmm { + qup_uart1_default_state: qup-uart1-default-state { + pins = "gpio43", "gpio44"; + function = "qup_se6"; + drive-strength = <8>; + bias-pull-down; + }; + + sdhc_default_state: sdhc-default-state { + clk-pins { + pins = "gpio5"; + function = "sdc_clk"; + drive-strength = <8>; + bias-disable; + }; + + cmd-pins { + pins = "gpio4"; + function = "sdc_cmd"; + drive-strength = <8>; + bias-pull-up; + }; + + data-pins { + pins = "gpio0", "gpio1", "gpio2", "gpio3"; + function = "sdc_data"; + drive-strength = <8>; + bias-pull-up; + }; + }; +}; + +&uart1 { + pinctrl-0 = <&qup_uart1_default_state>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&xo_board { + clock-frequency = <24000000>; +}; diff --git a/arch/arm64/boot/dts/qcom/ipq9650.dtsi b/arch/arm64/boot/dts/qcom/ipq9650.dtsi new file mode 100644 index 000000000000..f3dfd595ccaf --- /dev/null +++ b/arch/arm64/boot/dts/qcom/ipq9650.dtsi @@ -0,0 +1,366 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +/ { + #address-cells = <2>; + #size-cells = <2>; + interrupt-parent = <&intc>; + + clocks { + sleep_clk: sleep-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + + xo_board: xo-board-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x0>; + enable-method = "psci"; + next-level-cache = <&l2_0>; + + l2_0: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_0>; + + l3_0: l3-cache { + compatible = "cache"; + cache-level = <3>; + cache-unified; + }; + }; + }; + + CPU1: cpu@100 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x100>; + enable-method = "psci"; + next-level-cache = <&l2_100>; + + l2_100: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_0>; + }; + }; + + CPU2: cpu@200 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x200>; + enable-method = "psci"; + + l2_200: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_0>; + }; + }; + + CPU3: cpu@300 { + device_type = "cpu"; + compatible = "arm,cortex-a55"; + reg = <0x300>; + enable-method = "psci"; + + l2_300: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_0>; + }; + }; + + CPU4: cpu@400 { + device_type = "cpu"; + compatible = "arm,cortex-a78"; + reg = <0x400>; + enable-method = "psci"; + next-level-cache = <&l2_400>; + + l2_400: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&l3_0>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&CPU0>; + }; + + core1 { + cpu = <&CPU1>; + }; + + core2 { + cpu = <&CPU2>; + }; + + core3 { + cpu = <&CPU3>; + }; + + core4 { + cpu = <&CPU4>; + }; + }; + }; + }; + + firmware { + optee { + compatible = "linaro,optee-tz"; + method = "smc"; + }; + + scm { + compatible = "qcom,scm-ipq9650", "qcom,scm"; + }; + }; + + memory@80000000 { + device_type = "memory"; + /* We expect the bootloader to fill in the size */ + reg = <0x0 0x80000000 0x0 0x0>; + }; + + pmu-a55 { + compatible = "arm,cortex-a55-pmu"; + interrupts = ; + }; + + pmu-a78 { + compatible = "arm,cortex-a78-pmu"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + bootloader@8a100000 { + reg = <0x0 0x8a100000 0x0 0x400000>; + no-map; + }; + + smem@8a500000 { + compatible = "qcom,smem"; + reg = <0x0 0x8a500000 0x0 0x40000>; + no-map; + + hwlocks = <&tcsr_mutex 3>; + }; + + tfa@8a600000 { + reg = <0x0 0x8a600000 0x0 0x80000>; + no-map; + }; + + optee@8a680000 { + reg = <0x0 0x8a680000 0x0 0x280000>; + no-map; + }; + }; + + soc@0 { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + dma-ranges = <0 0 0 0 0x10 0>; + ranges = <0 0 0 0 0x10 0>; + + tlmm: pinctrl@1000000 { + compatible = "qcom,ipq9650-tlmm"; + reg = <0x0 0x01000000 0x0 0x300000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&tlmm 0 0 54>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gcc: clock-controller@1800000 { + compatible = "qcom,ipq9650-gcc"; + reg = <0x0 0x01800000 0x0 0x40000>; + clocks = <&xo_board>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + + tcsr_mutex: hwlock@1917000 { + compatible = "qcom,tcsr-mutex"; + reg = <0x0 0x01917000 0x0 0x57000>; + #hwlock-cells = <1>; + }; + + qupv3: geniqup@1ac0000 { + compatible = "qcom,geni-se-qup"; + reg = <0x0 0x01ac0000 0x0 0x2000>; + clocks = <&gcc GCC_QUPV3_AHB_MST_CLK>, + <&gcc GCC_QUPV3_AHB_SLV_CLK>; + clock-names = "m-ahb", "s-ahb"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + uart1: serial@1a98000 { + compatible = "qcom,geni-debug-uart"; + reg = <0x0 0x01a98000 0x0 0x4000>; + clocks = <&gcc GCC_QUPV3_WRAP_SE6_CLK>; + clock-names = "se"; + interrupts = ; + status = "disabled"; + }; + }; + + sdhc: mmc@7804000 { + compatible = "qcom,ipq9650-sdhci", "qcom,sdhci-msm-v5"; + reg = <0x0 0x07804000 0x0 0x1000>, + <0x0 0x07805000 0x0 0x1000>; + reg-names = "hc", + "cqhci"; + + interrupts = , + ; + interrupt-names = "hc_irq", + "pwr_irq"; + + clocks = <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&xo_board>; + clock-names = "iface", + "core", + "xo"; + non-removable; + + status = "disabled"; + }; + + intc: interrupt-controller@f200000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x0f200000 0x0 0x10000>, + <0x0 0x0f240000 0x0 0xa0000>; + #interrupt-cells = <0x3>; + interrupt-controller; + #redistributor-regions = <1>; + redistributor-stride = <0x0 0x20000>; + interrupts = ; + mbi-ranges = <800 160>; + msi-controller; + }; + + timer@f420000 { + compatible = "arm,armv7-timer-mem"; + reg = <0x0 0x0f420000 0x0 0x1000>; + ranges = <0 0 0 0x10000000>; + #address-cells = <1>; + #size-cells = <1>; + + frame@f421000 { + reg = <0x0f421000 0x1000>, + <0x0f422000 0x1000>; + interrupts = , + ; + frame-number = <0>; + }; + + frame@f423000 { + reg = <0x0f423000 0x1000>; + interrupts = ; + frame-number = <1>; + + status = "disabled"; + }; + + frame@f425000 { + reg = <0x0f425000 0x1000>, + <0x0f426000 0x1000>; + interrupts = ; + frame-number = <2>; + + status = "disabled"; + }; + + frame@f427000 { + reg = <0x0f427000 0x1000>; + interrupts = ; + frame-number = <3>; + + status = "disabled"; + }; + + frame@f429000 { + reg = <0x0f429000 0x1000>; + interrupts = ; + frame-number = <4>; + + status = "disabled"; + }; + + frame@f42b000 { + reg = <0x0f42b000 0x1000>; + interrupts = ; + frame-number = <5>; + + status = "disabled"; + }; + + frame@f42d000 { + reg = <0x0f42d000 0x1000>; + interrupts = ; + frame-number = <6>; + + status = "disabled"; + }; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + , + ; + }; +}; -- 2.34.1