From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mail-pj1-f52.google.com (mail-pj1-f52.google.com [209.85.216.52])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EBCF2E36F8
	for <devicetree@vger.kernel.org>; Wed, 22 Apr 2026 20:02:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.52
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776888142; cv=none; b=OMKgEI6pxDuOnKgDlTmnFugQQH7Eor2G1yQ5g5iPJhT4BKIJJuFSWNllbvrTIbh4dZLOQsMiBxg4jaXcKWGabLyEWLeJG7HHY7EOj1/Dtp+Q455s7+T1DUKGbROtsKraYmYdv/ZW6vpiACk8yLTApN/i20jZ20DlDMZOGOvkbH8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776888142; c=relaxed/simple;
	bh=HVz3/L2fqmRZQRDlew4uafvnAebYI5gzHYEjsvoL6Bg=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=AG7vgUFbfb76L8Uo3BvoYv65/a4rzK45wbxaMDxBpDb+hNzu+EbuhtnPuOsbIhTmlDJbMIsNWc7sudnyfi8Jc5Rk4zg0UPk1Kf/8Vu8qAolEiTaBh93CRjhamcM2urG1yOM8sCPe0590x8GC9CqrSekCtdR1uzsDpb0bB9/XBR4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OH4y6Z5P; arc=none smtp.client-ip=209.85.216.52
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OH4y6Z5P"
Received: by mail-pj1-f52.google.com with SMTP id 98e67ed59e1d1-3590042fa8eso4679554a91.1
        for <devicetree@vger.kernel.org>; Wed, 22 Apr 2026 13:02:21 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1776888141; x=1777492941; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:from:to:cc:subject:date:message-id:reply-to;
        bh=cOF75pFIeZSsbNfSVxr+pwPDlNPMTeZu3Drv83vgjoQ=;
        b=OH4y6Z5PkFdMkilByjBUIK7+tA23pEmRLNjORO5QZ90uWTZsaplf1a5EoKUXaPoqIT
         8Z8Aq71MPasGtZ+rA+GfU0fv/l07P7NTO2hQcleZNv7bNT5fkzcsScmn7yNYuRBsN0d5
         ZrxHG+l3IxRfzsGErDtTJY7YxKeU1iA5o8dNXX9cNxD67lGehA2zM02PEtp5cghnbS3Q
         plAP/ARTUrQpy/kQzIROWRYTzVxz3zWkb2jl7yswmDsxFuaWo2XYYacNgZ5BsaGlRgwd
         sbgPO1Z5uAgIot2DaaW2aYTUBxAkpouG35DFTNSomaPyCGEmWwK6AwyublC0w10sjYg2
         yPuA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776888141; x=1777492941;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=cOF75pFIeZSsbNfSVxr+pwPDlNPMTeZu3Drv83vgjoQ=;
        b=KcJpzGt22n2CmwoaP7Ou/hHyzPPL9VsT1Iknsh5Dug4UlzYE18ICnTe8fxhEJK0Wpe
         aJug2QWIJbDTmecAw180HevPqJgIvvFKC8Ddru5A2fXA+yH25c+qC6Dl3q1HxlvBQOzC
         Mbm5vomsbQmwuwD1hc6Vw9gZh/BOnVupojzL80QAan3VxSeuUjvhRxN8I2HqYmbPM1Ic
         oXmjGpe8P5Eg9h/j3Q0YhKzfjAzSGKaXmyKA4sC/M4kGrqIHsKZGuSGjXT/AEIvTDbHY
         YXreF1JX28nmZPfzlqOOVrv2fO6v9gdzA6oVvYC58cmihznayURMBWNufJO/ovsWhqe2
         eUmw==
X-Gm-Message-State: AOJu0Yx7FwRxWzUJtp+5uQzU0+/qDe2EIxkNLQuq8CePaLtt1Py9xo4s
	jDOs6bLCN7RnnhdPdvQFU6jpe7f/08TyPeZBZAfhkudiZAPpcEVcbHyD
X-Gm-Gg: AeBDiesAIPK32Pw9iXZlFmB1WDBnNpxqS30MfLfGEU0fYs5Ur5gdHkYrJ1bBBzSy4KJ
	Ls3yaGyxmLgRI0wivkqv/Jm0mLMYBY06+5Obvdmssei0il2VHy58AXDIWthU/8HYmAYMpoG5+f0
	CNqw0BbBha4AjJb76Z6U575Jg/NT5Z4TY2eufq8p+2j72tn+MD2R8IPwY73veW0yh6xLxCdcxS7
	5mjI9UWW5GX+HKOi8V6NAb8/+qhYau8J60wh48W8ZjqicXItbSqi+69BEcntpEgEwoFc7E+AxUs
	t9M0nrSG68rpJZ42S0qjbMyE+BcbaWcrJzpK0C1zdBojZoHL6vGIdzNNQFxkuYvHi9Shq2ktg0w
	eI8cLlzy6YhW9eOVAxhFa1Eopxgu8dGy4hzMchYZuyE/FUIuIF6C6DdNuXYZk9FRDlWDj5sp9qI
	R4BPpdCfEETfaY5aaM1qmQIwmI16D6ioB4KceIeslHncQyyzlcEmIwyzjUiVrzc/Pr+mpFfKn4N
	2U=
X-Received: by 2002:a17:90b:4c8c:b0:35f:be09:1a2b with SMTP id 98e67ed59e1d1-361404104d3mr24072825a91.10.1776888140664;
        Wed, 22 Apr 2026 13:02:20 -0700 (PDT)
Received: from fedora ([103.74.236.136])
        by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-362b9b6f5b5sm3243573a91.1.2026.04.22.13.02.17
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 22 Apr 2026 13:02:19 -0700 (PDT)
From: Shaunak Datar <shaunakkdatar@gmail.com>
To: lee@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: devicetree@vger.kernel.org,
	puck.chen@hisilicon.com,
	daniel.lezcano@kernel.org,
	Shaunak Datar <shaunakkdatar@gmail.com>
Subject: [PATCH] dt-bindings: mfd: hisilicon,hi655x-pmic: Convert to DT schema
Date: Thu, 23 Apr 2026 01:32:00 +0530
Message-ID: <20260422200200.126728-1-shaunakkdatar@gmail.com>
X-Mailer: git-send-email 2.53.0
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Convert the Hisilicon Hi655x PMIC binding from the text format to DT schema
to enable dtbs_check validation
Signed-off-by: Shaunak Datar <shaunakkdatar@gmail.com>
---
 .../bindings/mfd/hisilicon,hi655x-pmic.yaml   | 89 +++++++++++++++++++
 .../bindings/mfd/hisilicon,hi655x.txt         | 33 -------
 2 files changed, 89 insertions(+), 33 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
 delete mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt

diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
new file mode 100644
index 000000000000..1bed57003bd2
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
@@ -0,0 +1,89 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/mfd/hisilicon,hi655x-pmic.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Hisilicon Hi655x Power Management Integrated Circuit
+
+maintainers:
+  - Chen Feng <puck.chen@hisilicon.com>
+  - Daniel Lezcano <daniel.lezcano@kernel.org>
+
+description:
+  The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
+  Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
+  We can use memory-mapped I/O to communicate.
+
+properties:
+  $nodename:
+    pattern: "pmic@[0-9a-f]"
+
+  compatible:
+    const: hisilicon,hi655x-pmic
+
+  reg:
+    maxItems: 1
+
+  interrupt-controller: true
+
+  '#interrupt-cells':
+    const: 2
+
+  pmic-gpios:
+    maxItems: 1
+    description: The GPIO used by PMIC IRQ
+
+  '#clock-cells':
+    const: 0
+
+  clock-output-names:
+    maxItems: 1
+
+  regulators:
+    type: object
+    additionalProperties: false
+
+    patternProperties:
+      '^LDO[0-9]+$':
+        type: object
+        $ref: /schemas/regulator/regulator.yaml#
+        unevaluatedProperties: false
+
+required:
+  - compatible
+  - reg
+  - interrupt-controller
+  - '#interrupt-cells'
+  - pmic-gpios
+  - '#clock-cells'
+  - regulators
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/gpio/gpio.h>
+
+    / {
+        #address-cells = <2>;
+        #size-cells = <2>;
+
+        pmic: pmic@f8000000 {
+            compatible = "hisilicon,hi655x-pmic";
+            reg = <0x0 0xf8000000 0x0 0x1000>;
+            #clock-cells = <0>;
+            interrupt-controller;
+            #interrupt-cells = <2>;
+            pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+
+            regulators {
+                ldo2: LDO2 {
+                    regulator-name = "LDO2_2V8";
+                    regulator-min-microvolt = <2500000>;
+                    regulator-max-microvolt = <3200000>;
+                    regulator-enable-ramp-delay = <120>;
+                };
+            };
+        };
+    };
diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
deleted file mode 100644
index 9630ac0e4b56..000000000000
--- a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
+++ /dev/null
@@ -1,33 +0,0 @@
-Hisilicon Hi655x Power Management Integrated Circuit (PMIC)
-
-The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
-Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
-We can use memory-mapped I/O to communicate.
-
-+----------------+             +-------------+
-|                |             |             |
-|    Hi6220      |   SSI bus   |   Hi655x    |
-|                |-------------|             |
-|                |(REGMAP_MMIO)|             |
-+----------------+             +-------------+
-
-Required properties:
-- compatible:           Should be "hisilicon,hi655x-pmic".
-- reg:                  Base address of PMIC on Hi6220 SoC.
-- interrupt-controller: Hi655x has internal IRQs (has own IRQ domain).
-- pmic-gpios:           The GPIO used by PMIC IRQ.
-- #clock-cells:		From common clock binding; shall be set to 0
-
-Optional properties:
-- clock-output-names: From common clock binding to override the
-  default output clock name
-
-Example:
-	pmic: pmic@f8000000 {
-		compatible = "hisilicon,hi655x-pmic";
-		reg = <0x0 0xf8000000 0x0 0x1000>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-		pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
-		#clock-cells = <0>;
-	}
-- 
2.53.0


From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0939134753C
	for <devicetree@vger.kernel.org>; Wed, 22 Apr 2026 21:22:07 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776892928; cv=none; b=So8TWMG8MxYx5jJUg/KJdxaYgfF9i6nL1Bh3YgDvLO2aHhsgzXAwEtwZMnec1v/tjBYRCV6gbfHl2rsazRKzRjwgg81X4ODgiTuusoldtxYoqeoPX7GPaRPBbtFlTT1Km/hOCtjbq/8nDfGUSpeJ9CV18blJge2JQaT+NPwrFpc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776892928; c=relaxed/simple;
	bh=wIstlHSEg0K6odddbs+hCfsyF55kNu3uGKrJzLuxTrI=;
	h=Date:Content-Type:MIME-Version:From:Cc:To:In-Reply-To:References:
	 Message-Id:Subject; b=k6HGfCny5CUmdhi3bnEEquP502Lh60puiu2dydoVGqLtz2TkyoOKhLga4uOaYFTn5FZNl4aNEzwG7uFCX+P2wnV/SeyOmvDIhKF55oRPXY8hAgz6IY5BkuC5izTsdnTSAvDq6H7o/6/gEfx45AR9njATlqKHnpL1uDX2xt7JgMQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=HFe8xmJZ; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="HFe8xmJZ"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 794DEC19425;
	Wed, 22 Apr 2026 21:22:07 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1776892927;
	bh=wIstlHSEg0K6odddbs+hCfsyF55kNu3uGKrJzLuxTrI=;
	h=Date:From:Cc:To:In-Reply-To:References:Subject:From;
	b=HFe8xmJZCmmnMXmXspsCJ6/Zkb9mr1rJdFgJ5097XITc0rJK2sLnCuMvPFVS5fFYX
	 5OVC9MBmVcZxMlcypsD6gVpRjX9/nFsc0LJr851mLK3d9W4nZqVggtE3eFJirmOcUg
	 uMU8AJrrP3ODi9z9nUAagGi/P9uRUbaUZ3/P+8V520C+lvtKApvPDonubDxIXx7Yoj
	 wzHw4XIOkr2xcT0qSMi7VO5VQjRGkgtMTRLD2I0pjDbQvHHMvRjQUgpuFm6CrNAJSZ
	 XOani/NJOwUBitRP1YUB+0OiH9Mjf36Fqrty0AyIKdhDCbz2lpca2A9ujYrkLojzHQ
	 8GmKLYkcCQAYg==
Date: Wed, 22 Apr 2026 16:22:05 -0500
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
From: "Rob Herring (Arm)" <robh@kernel.org>
Cc: krzk+dt@kernel.org, puck.chen@hisilicon.com, devicetree@vger.kernel.org, 
 conor+dt@kernel.org, lee@kernel.org, daniel.lezcano@kernel.org
To: Shaunak Datar <shaunakkdatar@gmail.com>
In-Reply-To: <20260422200200.126728-1-shaunakkdatar@gmail.com>
References: <20260422200200.126728-1-shaunakkdatar@gmail.com>
Message-Id: <177689292549.3261512.6277878749670947769.robh@kernel.org>
Subject: Re: [PATCH] dt-bindings: mfd: hisilicon,hi655x-pmic: Convert to DT
 schema


On Thu, 23 Apr 2026 01:32:00 +0530, Shaunak Datar wrote:
> Convert the Hisilicon Hi655x PMIC binding from the text format to DT schema
> to enable dtbs_check validation
> Signed-off-by: Shaunak Datar <shaunakkdatar@gmail.com>
> ---
>  .../bindings/mfd/hisilicon,hi655x-pmic.yaml   | 89 +++++++++++++++++++
>  .../bindings/mfd/hisilicon,hi655x.txt         | 33 -------
>  2 files changed, 89 insertions(+), 33 deletions(-)
>  create mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
>  delete mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
> 

My bot found errors running 'make dt_binding_check' on your patch:

yamllint warnings/errors:

dtschema/dtc warnings/errors:
/builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.example.dtb: /: 'compatible' is a required property
	from schema $id: http://devicetree.org/schemas/root-node.yaml
/builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.example.dtb: /: 'model' is a required property
	from schema $id: http://devicetree.org/schemas/root-node.yaml

doc reference errors (make refcheckdocs):

See https://patchwork.kernel.org/project/devicetree/patch/20260422200200.126728-1-shaunakkdatar@gmail.com

The base for the series is generally the latest rc1. A different dependency
should be noted in *this* patch.

If you already ran 'make dt_binding_check' and didn't see the above
error(s), then make sure 'yamllint' is installed and dt-schema is up to
date:

pip3 install dtschema --upgrade

Please check and re-submit after running the above command yourself. Note
that DT_SCHEMA_FILES can be set to your schema file to speed up checking
your schema. However, it must be unset to test all examples with your schema.


From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C76F3E1CE5
	for <devicetree@vger.kernel.org>; Thu, 23 Apr 2026 09:05:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776935135; cv=none; b=nSe71OudeaGBH600+6kkTM3w6okkPjGn4qOPVDUuopOSaI7LF+6g84JhTkHu28pAstqgmcKBqSoZp2BN/At1bKnS5fGzv8L5hbKY7+fa2g8k/NS6bYaJUV4ZicEXcgwGhGcve25D9k8hYqgvhLLUTaxWAA7fx2KyiOuyttA/ICs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776935135; c=relaxed/simple;
	bh=etso0PsxipiG0bkJJDrFuJiHebuPd5OrBdIOIvbX7vA=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=lXurA3XGOkhydZZ+aowaPBqLpIIWRcEQeF2n4knSb92Mb1f1eKba+dRXeOyaszg77pQWKhdrQJHmsZAcN3vMXa/x0Gb4o+OImvEBsTXoh1NjX2UzIFAcQEeWYGgIh/gvXkB1nh96Q06Szc1h9ROdZG5SmqFGfhOOf/74XuDTssc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Rv7jtyQx; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Rv7jtyQx"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id F31F1C2BCAF;
	Thu, 23 Apr 2026 09:05:33 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1776935134;
	bh=etso0PsxipiG0bkJJDrFuJiHebuPd5OrBdIOIvbX7vA=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=Rv7jtyQx5DRELUC4EEFZgQNJ3FJrV7CcIp7sdy4bDvZpgSQ/w3cHrAmTb7nKn8sZG
	 VlRHqSdemMNLv4ldgeGL+J3UUSIMRpP8A04GT0kNnkO/scErts7GGu1wH/tnzxk0x8
	 09P60ucsmBC5PCVTQsWM1JGScMbis5iwTfTUiusREtkmmwZm+4IbBqCalS7IQmm5x4
	 kdLFpRPf1YGbAwh/nW+XKTUyhH9j5t0+dGjJdwlVuxT9CLNkN0T4O8SJl3ZwBerxtx
	 /x4Kdph7ib+kFXLUEJvlgACdcCerFNoCwd+7S9zs3mzdlBlxV1rbJjNQ/BiesGKZOh
	 ETeb8+n0pjX4g==
Date: Thu, 23 Apr 2026 11:05:30 +0200
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Shaunak Datar <shaunakkdatar@gmail.com>
Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, 
	conor+dt@kernel.org, devicetree@vger.kernel.org, puck.chen@hisilicon.com, 
	daniel.lezcano@kernel.org
Subject: Re: [PATCH] dt-bindings: mfd: hisilicon,hi655x-pmic: Convert to DT
 schema
Message-ID: <20260423-powerful-outstanding-condor-454fea@quoll>
References: <20260422200200.126728-1-shaunakkdatar@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20260422200200.126728-1-shaunakkdatar@gmail.com>

On Thu, Apr 23, 2026 at 01:32:00AM +0530, Shaunak Datar wrote:
> Convert the Hisilicon Hi655x PMIC binding from the text format to DT schema
> to enable dtbs_check validation

Missing blank line

> Signed-off-by: Shaunak Datar <shaunakkdatar@gmail.com>
> ---
>  .../bindings/mfd/hisilicon,hi655x-pmic.yaml   | 89 +++++++++++++++++++
>  .../bindings/mfd/hisilicon,hi655x.txt         | 33 -------
>  2 files changed, 89 insertions(+), 33 deletions(-)
>  create mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
>  delete mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
> 
> diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
> new file mode 100644
> index 000000000000..1bed57003bd2
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
> @@ -0,0 +1,89 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/mfd/hisilicon,hi655x-pmic.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Hisilicon Hi655x Power Management Integrated Circuit
> +
> +maintainers:
> +  - Chen Feng <puck.chen@hisilicon.com>
> +  - Daniel Lezcano <daniel.lezcano@kernel.org>
> +
> +description:
> +  The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
> +  Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
> +  We can use memory-mapped I/O to communicate.
> +
> +properties:
> +  $nodename:
> +    pattern: "pmic@[0-9a-f]"

Drop

> +
> +  compatible:
> +    const: hisilicon,hi655x-pmic
> +
> +  reg:
> +    maxItems: 1
> +
> +  interrupt-controller: true
> +
> +  '#interrupt-cells':
> +    const: 2
> +
> +  pmic-gpios:
> +    maxItems: 1
> +    description: The GPIO used by PMIC IRQ
> +
> +  '#clock-cells':
> +    const: 0
> +
> +  clock-output-names:
> +    maxItems: 1
> +
> +  regulators:

There was no such property/child before, so this must be explained in
the commit msg.

> +    type: object
> +    additionalProperties: false
> +
> +    patternProperties:
> +      '^LDO[0-9]+$':

Why 9999 regulators is valid? This is usually constrained, because
device has a very specific number of regulators.

Also, name should be 'ldo' if this is a new binding. If this is not new,
you must explain WHY you are doing these changes to the binding.

> +        type: object
> +        $ref: /schemas/regulator/regulator.yaml#
> +        unevaluatedProperties: false
> +
> +required:
> +  - compatible
> +  - reg
> +  - interrupt-controller
> +  - '#interrupt-cells'
> +  - pmic-gpios
> +  - '#clock-cells'
> +  - regulators

And why is this required?

> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/gpio/gpio.h>
> +
> +    / {

Drop and use 1 as address/size-cells. Or 'soc' like in other bindings.


> +        #address-cells = <2>;
> +        #size-cells = <2>;
> +

Best regards,
Krzysztof


From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com [209.85.210.177])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id F19421FC8
	for <devicetree@vger.kernel.org>; Thu, 23 Apr 2026 11:33:01 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.177
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776943983; cv=none; b=oIZvMkxe64Ch1LZAoPLE9KxnsfeyCRzPRFVCkotVhV6Cklsp5e+NcJ0cy0/FcCg3jP+wJA9VI2RsBEFAhqmT7K7WcSCxt/7WvnGnT5AV4Xr2DfivBel8l0V6K5wYu25hmsPLA5fP1RyU46ZiSLgCIk1OkwDUMheArIF1F/tKCVM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776943983; c=relaxed/simple;
	bh=YyGy7Nz+meoRupCqGJY5hq1blew2HM7LN+pW6cuNtXU=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=Ucrk6iINSrnYSohqYNfA1f/7d/SnE92++miwxRv5U2PsIVrv2wSdg1il9BncOPqZFslPDYOlbG+aV5xwI1rtDBbRZlWsxAiedHrJs8Eeogy+HKQDlh0wR0+qxmgkdXc3C8rtG1rsUxvHugAM7EdEPa6t8qA1BJH5VyKAr1zMVGA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NJT5hK4R; arc=none smtp.client-ip=209.85.210.177
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NJT5hK4R"
Received: by mail-pf1-f177.google.com with SMTP id d2e1a72fcca58-82fb2d0c5d1so2832662b3a.0
        for <devicetree@vger.kernel.org>; Thu, 23 Apr 2026 04:33:01 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1776943981; x=1777548781; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=A1/0ObLzF5Tu7uxQ0BCDGvfJPatFkVDRZlOHYx521ak=;
        b=NJT5hK4Rv2+4RK508J2cUcmaYh3zHohRl6Y14CsjQwUFdedUjG4Uq4ua7+IIcLTsKt
         AMOJTZBqavjwU0TYP4Q2t3s+4ZyrFRzlOFw7DEweCf5hvSGODQ/vR4OtdLOnFlGRh92T
         Htgy0CLL2Hg/xEuYEgiysF/Gk7A/vR4WQQwUD3xE74ENVwGbAeM8XArM0aGBRmaOINBI
         wpriN9s75lXFzo9Lwo//ZPwGv7t3k/gEoKzkXDMkbOLaMS5Wp0keDwC16QYWy2EB5fc5
         kLEcl5wXjaYp7NZr5aTYoLAykG2+VAXKCtE92H5LppVzoIG0QyCMXb8Yn1xKOv9aWdGL
         u1JQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776943981; x=1777548781;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=A1/0ObLzF5Tu7uxQ0BCDGvfJPatFkVDRZlOHYx521ak=;
        b=hNV4Ub21L0cKuz83SmSyDt6s2qkeNVgkX/jifZwW9bVZd854rEf9cmZ4d4HgRv7uZ7
         Ox0UTMxlNGBDye6WksHdzf9MdavVMma7qqRVsCDc5kL/Fv1X5WwXnXWk50T8bCjo92oM
         bEnU1jw211UglUw51px+BEcNe1+kAVoNmf8C4dVS91eTVebLgedWStwIMQnXwVDK9nyP
         2YP/UvUFO1GXBxMvale5BGZEh9VnA/sMDkaLo5EHNBa9WbZjswUS4VHqYXnL7DdRnoSX
         bEl0CgbokdpHb5ZYKxZt7LVjFyuW7REJg8WWFx66K0ntGQGkBa0MHZ8EQibJB5ndjgiS
         JkYg==
X-Gm-Message-State: AOJu0YzrnMrGOQVLuKniwPkAEL2rBnKnWMrMCBM0YzqPCQOsGYxYOtib
	XCYnAJ0ZBUdyNn2JzbaE1bZn0ShWoN8ycZrSq1xxUe4p4B+qe4U8G/vxLt8vcV73
X-Gm-Gg: AeBDievJL+5KBUxU2B1P+rqk5Js8xPBMcf0iH1wZWcqlV+94Pp+pTbbURaRzoHrPFqz
	xH2xvDpRRnZ+wsE7C9s42qxotRwcokEb03Kd7iDLOatPHBW0u12Frn9es3LXaZrtiPq1AhGEUvr
	UpFoLnErwsBFL6Qecz9KGH5fGiYmgCyVrTbSm66zXkpCC4GhdK0SE5RjyDN6P18HQOUJh1JicjX
	vjV6lGE4aIv6T0oi7oOTV6momzRW76QUbG8IOMwCj2xLqrwlK7CkWVcK6GnN59rCeOZvW49+Cs5
	yijn1k2eWofuPRiqrsHMk6JtHayk/f3k4UR1EfgYwoIFNNJwluZA/gg7Ar//Zx1PNyB2moPjwKh
	YFLADHCgZ70SGvNUIjFFZnYCPwNSHq6qkAZw/4Kkv5zVZKyCZDsIMehAJF+X1Pj9ooF8IgaZbuq
	zFGk+9libf2dp7yym9TZ5b2puX0d3Tpo49c5MyQB2Sys4gHN/Z7/CBcYq7fYRpG4bGZmihx8EQv
	Pk=
X-Received: by 2002:a05:6a20:3c89:b0:3a2:cbd1:11f with SMTP id adf61e73a8af0-3a2cbd1126dmr15313526637.5.1776943981135;
        Thu, 23 Apr 2026 04:33:01 -0700 (PDT)
Received: from fedora ([103.74.236.136])
        by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c79770512afsm15535646a12.31.2026.04.23.04.32.58
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 23 Apr 2026 04:33:00 -0700 (PDT)
From: Shaunak Datar <shaunakkdatar@gmail.com>
To: lee@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: devicetree@vger.kernel.org,
	daniel.lezcano@kernel.org,
	Shaunak Datar <shaunakkdatar@gmail.com>
Subject: [PATCH v2] dt-bindings: mfd: hisilicon,hi655x-pmic: Convert to DT schema
Date: Thu, 23 Apr 2026 17:02:37 +0530
Message-ID: <20260423113237.260652-1-shaunakkdatar@gmail.com>
X-Mailer: git-send-email 2.53.0
In-Reply-To: <20260422200200.126728-1-shaunakkdatar@gmail.com>
References: <20260422200200.126728-1-shaunakkdatar@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Convert the Hisilicon Hi655x PMIC binding from the text format to DT schema
to enable dtbs_check validation.

The 'regulators' child node is added based on existing usage in
arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts, which defines child
regulator nodes not documented in the original .txt binding.

The uppercase LDO names are retained to match existing DTS usage.

Signed-off-by: Shaunak Datar <shaunakkdatar@gmail.com>
---
Changes in v2:
- Drop the $nodename property
- Constrain LDO according to actual hardware regulators
- Drop 'regulators' from required list
- Drop example root node wrapper and use 1 address/size cell.
- Elaborate about 'regulators' addition and uppercase LDO naming in the
  commit message

 .../bindings/mfd/hisilicon,hi655x-pmic.yaml   | 80 +++++++++++++++++++
 .../bindings/mfd/hisilicon,hi655x.txt         | 33 --------
 2 files changed, 80 insertions(+), 33 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
 delete mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt

diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
new file mode 100644
index 000000000000..6f28f472e0f5
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x-pmic.yaml
@@ -0,0 +1,80 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/mfd/hisilicon,hi655x-pmic.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Hisilicon Hi655x Power Management Integrated Circuit
+
+maintainers:
+  - Chen Feng <puck.chen@hisilicon.com>
+  - Daniel Lezcano <daniel.lezcano@kernel.org>
+
+description:
+  The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
+  Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
+  We can use memory-mapped I/O to communicate.
+
+properties:
+  compatible:
+    const: hisilicon,hi655x-pmic
+
+  reg:
+    maxItems: 1
+
+  interrupt-controller: true
+
+  '#interrupt-cells':
+    const: 2
+
+  pmic-gpios:
+    maxItems: 1
+    description: The GPIO used by PMIC IRQ
+
+  '#clock-cells':
+    const: 0
+
+  clock-output-names:
+    maxItems: 1
+
+  regulators:
+    type: object
+    additionalProperties: false
+
+    patternProperties:
+      '^LDO(2|7|10|13|14|15|17|19|21|22)$':
+        type: object
+        $ref: /schemas/regulator/regulator.yaml#
+        unevaluatedProperties: false
+
+required:
+  - compatible
+  - reg
+  - interrupt-controller
+  - '#interrupt-cells'
+  - pmic-gpios
+  - '#clock-cells'
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/gpio/gpio.h>
+
+    pmic: pmic@f8000000 {
+        compatible = "hisilicon,hi655x-pmic";
+        reg = <0xf8000000 0x1000>;
+        #clock-cells = <0>;
+        interrupt-controller;
+        #interrupt-cells = <2>;
+        pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+
+        regulators {
+            ldo2: LDO2 {
+                regulator-name = "LDO2_2V8";
+                regulator-min-microvolt = <2500000>;
+                regulator-max-microvolt = <3200000>;
+                regulator-enable-ramp-delay = <120>;
+            };
+        };
+    };
diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
deleted file mode 100644
index 9630ac0e4b56..000000000000
--- a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt
+++ /dev/null
@@ -1,33 +0,0 @@
-Hisilicon Hi655x Power Management Integrated Circuit (PMIC)
-
-The hardware layout for access PMIC Hi655x from AP SoC Hi6220.
-Between PMIC Hi655x and Hi6220, the physical signal channel is SSI.
-We can use memory-mapped I/O to communicate.
-
-+----------------+             +-------------+
-|                |             |             |
-|    Hi6220      |   SSI bus   |   Hi655x    |
-|                |-------------|             |
-|                |(REGMAP_MMIO)|             |
-+----------------+             +-------------+
-
-Required properties:
-- compatible:           Should be "hisilicon,hi655x-pmic".
-- reg:                  Base address of PMIC on Hi6220 SoC.
-- interrupt-controller: Hi655x has internal IRQs (has own IRQ domain).
-- pmic-gpios:           The GPIO used by PMIC IRQ.
-- #clock-cells:		From common clock binding; shall be set to 0
-
-Optional properties:
-- clock-output-names: From common clock binding to override the
-  default output clock name
-
-Example:
-	pmic: pmic@f8000000 {
-		compatible = "hisilicon,hi655x-pmic";
-		reg = <0x0 0xf8000000 0x0 0x1000>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-		pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
-		#clock-cells = <0>;
-	}
-- 
2.53.0


From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7E88B392C5A
	for <devicetree@vger.kernel.org>; Sat, 25 Apr 2026 09:51:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1777110699; cv=none; b=Bgo6g74gJ5TMfKYHtdAUVgDF+arXOYgIuobC8zDpDmbfC/Ug+2VSoWVRfArLu2KnKd7ptDP0QP6rrJJmTe39y3RlpoFlSkdEfzClN7vACHvNc5ZsE1j9mGvaGkpEURfdaDxY/IBlROJhSxaru9O7GzNN8eu6JS9/B2f295kFEz0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1777110699; c=relaxed/simple;
	bh=DpnRF8hciMIzT/v65H5gxLw6op0T1Y84nuGY5zKWU2I=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=mI8v7AwOm0J8g3VCSlRweY8HOWyhiOTJAuSX0y3LXVqIASoNn6GjKQhxW6YYOSM9ZdKScBs0KcB0SMgpHlSChmxjFEbTl9LO9jn7AvBIWw651YnFUqgH0lsO3SPuPMc/eZ8gi9qYOu/Bv6WihViUtZUbrp/Pn/Z5PS2MV7oSDMw=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=CPT59NjH; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="CPT59NjH"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 44971C2BCB0;
	Sat, 25 Apr 2026 09:51:38 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1777110698;
	bh=DpnRF8hciMIzT/v65H5gxLw6op0T1Y84nuGY5zKWU2I=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=CPT59NjHIWBcoIwGoXqCBGtY2uS25XkSnO4yNJiWwqzUF19uHEjs+5GS3bCmxMaso
	 sketEPfxfIVjjf64IEblt6amrAIVLaaMHM6IC5jcOJ7+/7ZCI9IZXg2QSC/wiGk43H
	 oZS76A7yakApNfJUJnDgmDqtD64Xr+kq9GPvM8IxtjvPLFTbwNSI9LM3INdVcb7jxr
	 08UmHn/t3ErcBQIfLg9yH4TTOzSOrdE+d2T/dlo7UGJPjlcmAhHTIOU9+SQTlpaSvn
	 mdX3xSefODL4cqicMXr2ZlLPQvMpT9IflBAYQ4NDc0WWDLXkcdIC+uMQRMdOMqXvek
	 J/lIaoVbGlrnw==
Date: Sat, 25 Apr 2026 11:51:36 +0200
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Shaunak Datar <shaunakkdatar@gmail.com>
Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, 
	conor+dt@kernel.org, devicetree@vger.kernel.org, daniel.lezcano@kernel.org
Subject: Re: [PATCH v2] dt-bindings: mfd: hisilicon,hi655x-pmic: Convert to
 DT schema
Message-ID: <20260425-sensible-binturong-of-tempest-d646ba@quoll>
References: <20260422200200.126728-1-shaunakkdatar@gmail.com>
 <20260423113237.260652-1-shaunakkdatar@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20260423113237.260652-1-shaunakkdatar@gmail.com>

On Thu, Apr 23, 2026 at 05:02:37PM +0530, Shaunak Datar wrote:
> Convert the Hisilicon Hi655x PMIC binding from the text format to DT schema
> to enable dtbs_check validation.
> 
> The 'regulators' child node is added based on existing usage in
> arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts, which defines child
> regulator nodes not documented in the original .txt binding.
> 
> The uppercase LDO names are retained to match existing DTS usage.
> 
> Signed-off-by: Shaunak Datar <shaunakkdatar@gmail.com>
> ---
> Changes in v2:
> - Drop the $nodename property
> - Constrain LDO according to actual hardware regulators
> - Drop 'regulators' from required list
> - Drop example root node wrapper and use 1 address/size cell.
> - Elaborate about 'regulators' addition and uppercase LDO naming in the
>   commit message

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>


In the future (no need to resend):
Do not attach (thread) your patchsets to some other threads (unrelated
or older versions). This buries them deep in the mailbox and might
interfere with applying entire sets. See also:
https://elixir.bootlin.com/linux/v6.16-rc2/source/Documentation/process/submitting-patches.rst#L830

Best regards,
Krzysztof


