From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 978BB39A071; Mon, 27 Apr 2026 11:21:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777288904; cv=none; b=SAHpN1Cqi8cxNz6JB5l1cgvwxAPwcNKwss4VjBSPq4QMwjREBvvove6SlHbszl9jwZZcpf4McY6P0zPjAC01Mi68yWDphIxpvzgtA7noTnweJ/YTsggFI0JTIIaaX2u6UO7QG0WpyZ29P23cMYtTcga+VI+wrn3jGqeZiEv0hIc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777288904; c=relaxed/simple; bh=V+2q3Om9dW/t+9fxKK1cQUok8QLv0uJzZPDTB2bgsa0=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=sT7sTWuvwHlwP/OWh5iJM6Mp5TYUBwH227SqamRM1XWl+dx1ejZTMhOe4/u8hTQRIxpooxiBeiQyKOT6Fs/2W5jRLEKQ533kQjAU72lX57KDdgtMSJ+qd6wa1WZTVZmNnyBA2s97PVi5fKGjlG/PAIMwy0aJBn9xMEuSRELq/ws= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=WrX7tz0S; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="WrX7tz0S" X-UUID: 40990174422b11f19781c1a04af40193-20260427 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=uzzuWVlj0FYbiNj+F9T4fZDJbrozBaIDhDqFdpxQrv0=; b=WrX7tz0SWb1hckN8mnyw6gmTQiX3taGOFWKcMQ0KsTeIHVAsNOd+sGlnMXfDMl9YQS4mhk1HrYNlF4r4ASy7QMMSSPvL1vHIO3zeCufN82hzZ2baDqftwaFU5vGAVAP8hdmXedgCrTRqhywN/Q9fqut7r6XEL7owF9FC0rH3R40=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.12,REQID:5f2ff41c-cc52-4508-9df3-0392cd721445,IP:0,U RL:0,TC:0,Content:-25,EDM:-25,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACT ION:release,TS:-50 X-CID-META: VersionHash:e7bac3a,CLOUDID:c38a82be-65a8-4b41-ac18-3671578a914d,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102|836|865|888|898,TC:-5,Content:0| 15|50,EDM:2,IP:nil,URL:99|1,File:130,RT:0,Bulk:nil,QS:nil,BEC:-1,COL:0,OSI :0,OSA:0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 2,SSN|SDN X-CID-BAS: 2,SSN|SDN,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULS X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: 40990174422b11f19781c1a04af40193-20260427 Received: from mtkmbs13n2.mediatek.inc [(172.21.101.108)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 875733310; Mon, 27 Apr 2026 19:21:35 +0800 Received: from mtkmbs11n2.mediatek.inc (172.21.101.187) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Mon, 27 Apr 2026 19:21:34 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n2.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.2562.29 via Frontend Transport; Mon, 27 Apr 2026 19:21:33 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno CC: , , , , , Jay Liu Subject: [PATCH v5 0/6] drm/mediatek: Add PQ components support for MT8196 Date: Mon, 27 Apr 2026 19:20:14 +0800 Message-ID: <20260427112131.23423-1-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain This series adds Picture Quality (PQ) component support for the MT8196 SoC, including device tree bindings and driver implementations for GAMMA, DITHER, CCORR, and TDSHP modules. Patch 1: Add GAMMA compatible string for MT8196 Patch 2: Add DITHER compatible string for MT8196 Patch 3: Add CCORR compatible string for MT8196 Patch 4: Add TDSHP dt-binding documentation Patch 5: Add support for multiple CCORR components Patch 6: Add TDSHP driver support for MT8196 Architecture notes: MT8196 display pipeline includes two CCORR instances that must be chained in the hardware path, but the CTM API only configures one. Patch 5 ensures the second CCORR instance does not interfere with the configured one. Testing: - Verified dt-bindings pass dt_binding_check - Tested display pipeline with all PQ components on MT8196 EVB - Confirmed color correction (CCORR CTM and GAMMA LUT) functionality - Confirmed sharpness enhancement (TDSHP) functionality in relay mode - Note: dtbs_check will be validated when MT8196 DTS is upstreamed Changes in v5: - Cover letter: Fix subject spelling and add subsystem prefix - tdshp dt-binding: Replace 'disp-tdshp' with 'tdshp' in dt-binding (suggested by Krzysztof) - Add complete version history and lore links for tracking (suggested by Krzysztof) Changes in v4: - tdshp dt-binding: Remove unused 'Sibling' description (suggested by Krzysztof) - tdshp dt-binding: Use enum directly instead of items list for compatible property - tdshp dt-binding: Fix indentation and remove extra blank line in example section - ccorr driver: Rebase on linux-next to resolve conflicts Changes in v3: - Fix dt_binding_check errors in all binding patches - Remove incorrect Signed-off-by line - Move standalone ccorr fix out of this series Changes in v2: - Optimize ccorr ctm_set process to avoid affecting other SoCs - Remove unnecessary code from tdshp driver - Update tdshp dt-bindings (clocks, description, examples) Link to v4: https://lore.kernel.org/all/20260324125315.4715-1-jay.liu@mediatek.com/ Link to v3: https://lore.kernel.org/all/20250808125512.9788-1-jay.liu@mediatek.com/ Link to v2: https://lore.kernel.org/all/20250727071609.26037-1-jay.liu@mediatek.com/ Link to v1: https://lore.kernel.org/all/20250219092040.11227-1-jay.liu@mediatek.com/ Dependencies: This series depends on the MT8196 display pipeline foundation patches [1]. [1] "Add display path components support for MT8196" https://patchwork.kernel.org/project/linux-mediatek/list/?series=955361 Jay Liu (6): dt-bindings: display: mediatek: gamma: Add support for MT8196 dt-bindings: display: mediatek: dither: Add support for MT8196 dt-bindings: display: mediatek: ccorr: Add support for MT8196 dt-bindings: display: mediatek: tdshp: Add support for MT8196 drm/mediatek: Support multiple CCORR component drm/mediatek: Add TDSHP component support for MT8196 .../display/mediatek/mediatek,ccorr.yaml | 1 + .../display/mediatek/mediatek,dither.yaml | 1 + .../display/mediatek/mediatek,gamma.yaml | 1 + .../display/mediatek/mediatek,tdshp.yaml | 46 ++++++++++++++++ drivers/gpu/drm/mediatek/mtk_crtc.c | 5 +- drivers/gpu/drm/mediatek/mtk_ddp_comp.c | 52 ++++++++++++++++++- drivers/gpu/drm/mediatek/mtk_ddp_comp.h | 8 +-- drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 6 ++- drivers/gpu/drm/mediatek/mtk_disp_drv.h | 2 +- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 + 10 files changed, 116 insertions(+), 8 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,tdshp.yaml -- 2.46.0