From: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Kathiravan Thirumoorthy
<kathiravan.thirumoorthy@oss.qualcomm.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Subject: [PATCH v2 1/4] dt-bindings: clock: add Qualcomm IPQ9650 GCC
Date: Wed, 29 Apr 2026 20:54:22 +0530 [thread overview]
Message-ID: <20260429-ipq9650_boot_to_shell-v2-1-9b0dc3d1f3a8@oss.qualcomm.com> (raw)
In-Reply-To: <20260429-ipq9650_boot_to_shell-v2-0-9b0dc3d1f3a8@oss.qualcomm.com>
Add binding for the Qualcomm IPQ9650 Global Clock Controller.
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
---
.../bindings/clock/qcom,ipq9650-gcc.yaml | 68 ++++++
include/dt-bindings/clock/qcom,ipq9650-gcc.h | 190 +++++++++++++++++
include/dt-bindings/reset/qcom,ipq9650-gcc.h | 228 +++++++++++++++++++++
3 files changed, 486 insertions(+)
diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq9650-gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq9650-gcc.yaml
new file mode 100644
index 000000000000..f33105217a06
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qcom,ipq9650-gcc.yaml
@@ -0,0 +1,68 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,ipq9650-gcc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Global Clock & Reset Controller on IPQ9650
+
+maintainers:
+ - Bjorn Andersson <andersson@kernel.org>
+ - Kathiravan Thirumoorthy <kathiravan.thirumoorthy@oss.qualcomm.com>
+
+description: |
+ Qualcomm global clock control module provides the clocks, resets and power
+ domains on IPQ9650
+
+ See also:
+ include/dt-bindings/clock/qcom,ipq9650-gcc.h
+ include/dt-bindings/reset/qcom,ipq9650-gcc.h
+
+properties:
+ compatible:
+ const: qcom,ipq9650-gcc
+
+ clocks:
+ items:
+ - description: Board XO source
+ - description: Sleep clock source
+ - description: PCIE30 PHY0 pipe clock source
+ - description: PCIE30 PHY1 pipe clock source
+ - description: PCIE30 PHY2 pipe clock source
+ - description: PCIE30 PHY3 pipe clock source
+ - description: PCIE30 PHY4 pipe clock source
+ - description: USB PCIE wrapper pipe clock source
+ - description: NSS common clock source
+
+ '#power-domain-cells': false
+
+ '#interconnect-cells':
+ const: 1
+
+required:
+ - compatible
+ - clocks
+
+allOf:
+ - $ref: qcom,gcc.yaml#
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ clock-controller@1800000 {
+ compatible = "qcom,ipq9650-gcc";
+ reg = <0x01800000 0x40000>;
+ clocks = <&xo_board_clk>,
+ <&sleep_clk>,
+ <&pcie30_phy0_pipe_clk>,
+ <&pcie30_phy1_pipe_clk>,
+ <&pcie30_phy2_pipe_clk>,
+ <&pcie30_phy3_pipe_clk>,
+ <&pcie30_phy4_pipe_clk>,
+ <&usb3phy_0_cc_pipe_clk>,
+ <&nss_cmn_clk>;
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
+...
diff --git a/include/dt-bindings/clock/qcom,ipq9650-gcc.h b/include/dt-bindings/clock/qcom,ipq9650-gcc.h
new file mode 100644
index 000000000000..600240227c3d
--- /dev/null
+++ b/include/dt-bindings/clock/qcom,ipq9650-gcc.h
@@ -0,0 +1,190 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+ */
+
+#ifndef _DT_BINDINGS_CLOCK_IPQ_GCC_IPQ9650_H
+#define _DT_BINDINGS_CLOCK_IPQ_GCC_IPQ9650_H
+
+#define GCC_ADSS_PWM_CLK 0
+#define GCC_ADSS_PWM_CLK_SRC 1
+#define GCC_ANOC_PCIE0_1LANE_M_CLK 2
+#define GCC_ANOC_PCIE0_1LANE_S_CLK 3
+#define GCC_ANOC_PCIE1_2LANE_M_CLK 4
+#define GCC_ANOC_PCIE1_2LANE_S_CLK 5
+#define GCC_ANOC_PCIE2_2LANE_M_CLK 6
+#define GCC_ANOC_PCIE2_2LANE_S_CLK 7
+#define GCC_ANOC_PCIE3_2LANE_M_CLK 8
+#define GCC_ANOC_PCIE3_2LANE_S_CLK 9
+#define GCC_ANOC_PCIE4_1LANE_M_CLK 10
+#define GCC_ANOC_PCIE4_1LANE_S_CLK 11
+#define GCC_CMN_12GPLL_AHB_CLK 12
+#define GCC_CMN_12GPLL_APU_CLK 13
+#define GCC_CMN_12GPLL_SYS_CLK 14
+#define GCC_CMN_LDO_CLK 15
+#define GCC_MDIO_AHB_CLK 16
+#define GCC_NSSCC_CLK 17
+#define GCC_NSSCFG_CLK 18
+#define GCC_NSSNOC_ATB_CLK 19
+#define GCC_NSSNOC_MEMNOC_1_CLK 20
+#define GCC_NSSNOC_MEMNOC_BFDCD_CLK_SRC 21
+#define GCC_NSSNOC_MEMNOC_CLK 22
+#define GCC_NSSNOC_MEMNOC_DIV_CLK_SRC 23
+#define GCC_NSSNOC_NSSCC_CLK 24
+#define GCC_NSSNOC_PCNOC_1_CLK 25
+#define GCC_NSSNOC_QOSGEN_REF_CLK 26
+#define GCC_NSSNOC_SNOC_1_CLK 27
+#define GCC_NSSNOC_SNOC_CLK 28
+#define GCC_NSSNOC_TIMEOUT_REF_CLK 29
+#define GCC_NSSNOC_XO_DCD_CLK 30
+#define GCC_NSS_TS_CLK 31
+#define GCC_NSS_TS_CLK_SRC 32
+#define GCC_PCIE0_AHB_CLK 33
+#define GCC_PCIE0_AUX_CLK 34
+#define GCC_PCIE0_AXI_M_CLK 35
+#define GCC_PCIE0_AXI_M_CLK_SRC 36
+#define GCC_PCIE0_AXI_S_BRIDGE_CLK 37
+#define GCC_PCIE0_AXI_S_CLK 38
+#define GCC_PCIE0_AXI_S_CLK_SRC 39
+#define GCC_PCIE0_PIPE_CLK 40
+#define GCC_PCIE0_PIPE_CLK_SRC 41
+#define GCC_PCIE0_RCHNG_CLK 42
+#define GCC_PCIE0_RCHNG_CLK_SRC 43
+#define GCC_PCIE1_AHB_CLK 44
+#define GCC_PCIE1_AUX_CLK 45
+#define GCC_PCIE1_AXI_M_CLK 46
+#define GCC_PCIE1_AXI_M_CLK_SRC 47
+#define GCC_PCIE1_AXI_S_BRIDGE_CLK 48
+#define GCC_PCIE1_AXI_S_CLK 49
+#define GCC_PCIE1_AXI_S_CLK_SRC 50
+#define GCC_PCIE1_PIPE_CLK 51
+#define GCC_PCIE1_PIPE_CLK_SRC 52
+#define GCC_PCIE1_RCHNG_CLK 53
+#define GCC_PCIE1_RCHNG_CLK_SRC 54
+#define GCC_PCIE2_AHB_CLK 55
+#define GCC_PCIE2_AUX_CLK 56
+#define GCC_PCIE2_AXI_M_CLK 57
+#define GCC_PCIE2_AXI_M_CLK_SRC 58
+#define GCC_PCIE2_AXI_S_BRIDGE_CLK 59
+#define GCC_PCIE2_AXI_S_CLK 60
+#define GCC_PCIE2_AXI_S_CLK_SRC 61
+#define GCC_PCIE2_PIPE_CLK 62
+#define GCC_PCIE2_PIPE_CLK_SRC 63
+#define GCC_PCIE2_RCHNG_CLK 64
+#define GCC_PCIE2_RCHNG_CLK_SRC 65
+#define GCC_PCIE3_AHB_CLK 66
+#define GCC_PCIE3_AUX_CLK 67
+#define GCC_PCIE3_AXI_M_CLK 68
+#define GCC_PCIE3_AXI_M_CLK_SRC 69
+#define GCC_PCIE3_AXI_S_BRIDGE_CLK 70
+#define GCC_PCIE3_AXI_S_CLK 71
+#define GCC_PCIE3_AXI_S_CLK_SRC 72
+#define GCC_PCIE3_PIPE_CLK 73
+#define GCC_PCIE3_PIPE_CLK_SRC 74
+#define GCC_PCIE3_RCHNG_CLK 75
+#define GCC_PCIE3_RCHNG_CLK_SRC 76
+#define GCC_PCIE4_AHB_CLK 77
+#define GCC_PCIE4_AUX_CLK 78
+#define GCC_PCIE4_AXI_M_CLK 79
+#define GCC_PCIE4_AXI_M_CLK_SRC 80
+#define GCC_PCIE4_AXI_S_BRIDGE_CLK 81
+#define GCC_PCIE4_AXI_S_CLK 82
+#define GCC_PCIE4_AXI_S_CLK_SRC 83
+#define GCC_PCIE4_PIPE_CLK 84
+#define GCC_PCIE4_PIPE_CLK_SRC 85
+#define GCC_PCIE4_RCHNG_CLK 86
+#define GCC_PCIE4_RCHNG_CLK_SRC 87
+#define GCC_PCIE_AUX_CLK_SRC 88
+#define GCC_PCIE_CMN_HCLK 89
+#define GCC_PCIE_CMN_LDO_CLK 90
+#define GCC_PCNOC_BFDCD_CLK_SRC 91
+#define GCC_PRIMESS_AHBM_CLK 92
+#define GCC_PRIMESS_AHBM_CLK_SRC 93
+#define GCC_PRIMESS_AHBM_PARTIAL_CLK 94
+#define GCC_PRIMESS_AHBS_CLK 95
+#define GCC_PRIMESS_ATB_CLK 96
+#define GCC_PRIMESS_AXIM_CLK 97
+#define GCC_PRIMESS_AXIM_CLK_SRC 98
+#define GCC_PRIMESS_AXIM_PARTIAL_CLK 99
+#define GCC_PRIMESS_CLK 100
+#define GCC_PRIMESS_CLK_SRC 101
+#define GCC_PRIMESS_XO_CLK 102
+#define GCC_QDSS_AT_CLK 103
+#define GCC_QDSS_AT_CLK_SRC 104
+#define GCC_QDSS_DAP_CLK 105
+#define GCC_QDSS_TSCTR_CLK_SRC 106
+#define GCC_QPIC_AHB_CLK 107
+#define GCC_QPIC_CLK 108
+#define GCC_QPIC_CLK_SRC 109
+#define GCC_QPIC_IO_MACRO_CLK 110
+#define GCC_QPIC_IO_MACRO_CLK_SRC 111
+#define GCC_QPIC_SLEEP_CLK 112
+#define GCC_QUPV3_2X_CORE_CLK 113
+#define GCC_QUPV3_2X_CORE_CLK_SRC 114
+#define GCC_QUPV3_AHB_MST_CLK 115
+#define GCC_QUPV3_AHB_SLV_CLK 116
+#define GCC_QUPV3_CORE_CLK 117
+#define GCC_QUPV3_SLEEP_CLK 118
+#define GCC_QUPV3_WRAP_SE0_CLK 119
+#define GCC_QUPV3_WRAP_SE0_CLK_SRC 120
+#define GCC_QUPV3_WRAP_SE1_CLK 121
+#define GCC_QUPV3_WRAP_SE1_CLK_SRC 122
+#define GCC_QUPV3_WRAP_SE2_CLK 123
+#define GCC_QUPV3_WRAP_SE2_CLK_SRC 124
+#define GCC_QUPV3_WRAP_SE3_CLK 125
+#define GCC_QUPV3_WRAP_SE3_CLK_SRC 126
+#define GCC_QUPV3_WRAP_SE4_CLK 127
+#define GCC_QUPV3_WRAP_SE4_CLK_SRC 128
+#define GCC_QUPV3_WRAP_SE5_CLK 129
+#define GCC_QUPV3_WRAP_SE5_CLK_SRC 130
+#define GCC_QUPV3_WRAP_SE6_CLK 131
+#define GCC_QUPV3_WRAP_SE6_CLK_SRC 132
+#define GCC_QUPV3_WRAP_SE7_CLK 133
+#define GCC_QUPV3_WRAP_SE7_CLK_SRC 134
+#define GCC_REFGEN_CORE_CLK_SRC 135
+#define GCC_REFGEN_PCIE_CORE_CLK 136
+#define GCC_REFGEN_PCIE_HCLK 137
+#define GCC_SDCC1_AHB_CLK 138
+#define GCC_SDCC1_APPS_CLK 139
+#define GCC_SDCC1_APPS_CLK_SRC 140
+#define GCC_SDCC1_ICE_CORE_CLK 141
+#define GCC_SDCC1_ICE_CORE_CLK_SRC 142
+#define GCC_SLEEP_CLK_SRC 143
+#define GCC_SNOC_USB_CLK 144
+#define GCC_SYSTEM_NOC_BFDCD_CLK_SRC 145
+#define GCC_TLMM_AHB_CLK 146
+#define GCC_TLMM_CLK 147
+#define GCC_UNIPHY0_AHB_CLK 148
+#define GCC_UNIPHY0_SYS_CLK 149
+#define GCC_UNIPHY1_AHB_CLK 150
+#define GCC_UNIPHY1_SYS_CLK 151
+#define GCC_UNIPHY2_AHB_CLK 152
+#define GCC_UNIPHY2_SYS_CLK 153
+#define GCC_UNIPHY_SYS_CLK_SRC 154
+#define GCC_USB0_AUX_CLK 155
+#define GCC_USB0_AUX_CLK_SRC 156
+#define GCC_USB0_EUD_AT_CLK 157
+#define GCC_USB0_MASTER_CLK 158
+#define GCC_USB0_MASTER_CLK_SRC 159
+#define GCC_USB0_MOCK_UTMI_CLK 160
+#define GCC_USB0_MOCK_UTMI_CLK_SRC 161
+#define GCC_USB0_MOCK_UTMI_DIV_CLK_SRC 162
+#define GCC_USB0_PHY_CFG_AHB_CLK 163
+#define GCC_USB0_PIPE_CLK 164
+#define GCC_USB0_PIPE_CLK_SRC 165
+#define GCC_USB0_SLEEP_CLK 166
+#define GCC_USB1_MASTER_CLK 167
+#define GCC_USB1_MOCK_UTMI_CLK 168
+#define GCC_USB1_MOCK_UTMI_CLK_SRC 169
+#define GCC_USB1_MOCK_UTMI_DIV_CLK_SRC 170
+#define GCC_USB1_PHY_CFG_AHB_CLK 171
+#define GCC_USB1_SLEEP_CLK 172
+#define GCC_USB_CMN_HCLK 173
+#define GCC_USB_CMN_LDO_CLK 174
+#define GCC_XO_CLK_SRC 175
+#define GPLL0 176
+#define GPLL0_MAIN 177
+#define GPLL2 178
+#define GPLL2_OUT_MAIN 179
+#define GPLL4 180
+#endif
diff --git a/include/dt-bindings/reset/qcom,ipq9650-gcc.h b/include/dt-bindings/reset/qcom,ipq9650-gcc.h
new file mode 100644
index 000000000000..0b8dd3ff4257
--- /dev/null
+++ b/include/dt-bindings/reset/qcom,ipq9650-gcc.h
@@ -0,0 +1,228 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+ */
+
+#ifndef _DT_BINDINGS_RESET_IPQ_GCC_IPQ9650_H
+#define _DT_BINDINGS_RESET_IPQ_GCC_IPQ9650_H
+
+#define GCC_ADSS_BCR 0
+#define GCC_ADSS_PWM_CLK_ARES 1
+#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_BCR 2
+#define GCC_APC0_VOLTAGE_DROOP_DETECTOR_GPLL0_CLK_ARES 3
+#define GCC_APSS_AHB_CLK_ARES 4
+#define GCC_APSS_ATB_CLK_ARES 5
+#define GCC_APSS_AXI_CLK_ARES 6
+#define GCC_APSS_TS_CLK_ARES 7
+#define GCC_BOOT_ROM_AHB_CLK_ARES 8
+#define GCC_BOOT_ROM_BCR 9
+#define GCC_CMN_12GPLL_AHB_CLK_ARES 10
+#define GCC_CMN_12GPLL_APU_CLK_ARES 11
+#define GCC_CMN_12GPLL_SYS_CLK_ARES 12
+#define GCC_CMN_BLK_BCR 13
+#define GCC_CMN_LDO_CLK_ARES 14
+#define GCC_CPUSS_TRIG_CLK_ARES 15
+#define GCC_GP1_CLK_ARES 16
+#define GCC_GP2_CLK_ARES 17
+#define GCC_GP3_CLK_ARES 18
+#define GCC_MDIO_AHB_CLK_ARES 19
+#define GCC_MDIO_BCR 20
+#define GCC_NSSCC_CLK_ARES 21
+#define GCC_NSSCFG_CLK_ARES 22
+#define GCC_NSSNOC_ATB_CLK_ARES 23
+#define GCC_NSSNOC_MEMNOC_1_CLK_ARES 24
+#define GCC_NSSNOC_MEMNOC_CLK_ARES 25
+#define GCC_NSSNOC_NSSCC_CLK_ARES 26
+#define GCC_NSSNOC_PCNOC_1_CLK_ARES 27
+#define GCC_NSSNOC_QOSGEN_REF_CLK_ARES 28
+#define GCC_NSSNOC_SNOC_1_CLK_ARES 29
+#define GCC_NSSNOC_SNOC_CLK_ARES 30
+#define GCC_NSSNOC_TIMEOUT_REF_CLK_ARES 31
+#define GCC_NSSNOC_XO_DCD_CLK_ARES 32
+#define GCC_NSS_BCR 33
+#define GCC_NSS_TS_CLK_ARES 34
+#define GCC_PCIE0PHY_PHY_BCR 35
+#define GCC_PCIE0_AHB_CLK_ARES 36
+#define GCC_PCIE0_AHB_RESET 37
+#define GCC_PCIE0_AUX_CLK_ARES 38
+#define GCC_PCIE0_AUX_RESET 39
+#define GCC_PCIE0_AXI_M_CLK_ARES 40
+#define GCC_PCIE0_AXI_M_RESET 41
+#define GCC_PCIE0_AXI_M_STICKY_RESET 42
+#define GCC_PCIE0_AXI_S_BRIDGE_CLK_ARES 43
+#define GCC_PCIE0_AXI_S_CLK_ARES 44
+#define GCC_PCIE0_AXI_S_RESET 45
+#define GCC_PCIE0_AXI_S_STICKY_RESET 46
+#define GCC_PCIE0_BCR 47
+#define GCC_PCIE0_CORE_STICKY_RESET 48
+#define GCC_PCIE0_LINK_DOWN_BCR 49
+#define GCC_PCIE0_PHY_BCR 50
+#define GCC_PCIE0_PIPE_CLK_ARES 51
+#define GCC_PCIE0_PIPE_RESET 52
+#define GCC_PCIE1PHY_PHY_BCR 53
+#define GCC_PCIE1_AHB_CLK_ARES 54
+#define GCC_PCIE1_AHB_RESET 55
+#define GCC_PCIE1_AUX_CLK_ARES 56
+#define GCC_PCIE1_AUX_RESET 57
+#define GCC_PCIE1_AXI_M_CLK_ARES 58
+#define GCC_PCIE1_AXI_M_RESET 59
+#define GCC_PCIE1_AXI_M_STICKY_RESET 60
+#define GCC_PCIE1_AXI_S_BRIDGE_CLK_ARES 61
+#define GCC_PCIE1_AXI_S_CLK_ARES 62
+#define GCC_PCIE1_AXI_S_RESET 63
+#define GCC_PCIE1_AXI_S_STICKY_RESET 64
+#define GCC_PCIE1_BCR 65
+#define GCC_PCIE1_CORE_STICKY_RESET 66
+#define GCC_PCIE1_LINK_DOWN_BCR 67
+#define GCC_PCIE1_PHY_BCR 68
+#define GCC_PCIE1_PIPE_CLK_ARES 69
+#define GCC_PCIE1_PIPE_RESET 70
+#define GCC_PCIE2PHY_PHY_BCR 71
+#define GCC_PCIE2_AHB_CLK_ARES 72
+#define GCC_PCIE2_AHB_RESET 73
+#define GCC_PCIE2_AUX_CLK_ARES 74
+#define GCC_PCIE2_AUX_RESET 75
+#define GCC_PCIE2_AXI_M_CLK_ARES 76
+#define GCC_PCIE2_AXI_M_RESET 77
+#define GCC_PCIE2_AXI_M_STICKY_RESET 78
+#define GCC_PCIE2_AXI_S_BRIDGE_CLK_ARES 79
+#define GCC_PCIE2_AXI_S_CLK_ARES 80
+#define GCC_PCIE2_AXI_S_RESET 81
+#define GCC_PCIE2_AXI_S_STICKY_RESET 82
+#define GCC_PCIE2_BCR 83
+#define GCC_PCIE2_CORE_STICKY_RESET 84
+#define GCC_PCIE2_LINK_DOWN_BCR 85
+#define GCC_PCIE2_PHY_BCR 86
+#define GCC_PCIE2_PIPE_CLK_ARES 87
+#define GCC_PCIE2_PIPE_RESET 88
+#define GCC_PCIE3PHY_PHY_BCR 89
+#define GCC_PCIE3_AHB_CLK_ARES 90
+#define GCC_PCIE3_AHB_RESET 91
+#define GCC_PCIE3_AUX_CLK_ARES 92
+#define GCC_PCIE3_AUX_RESET 93
+#define GCC_PCIE3_AXI_M_CLK_ARES 94
+#define GCC_PCIE3_AXI_M_RESET 95
+#define GCC_PCIE3_AXI_M_STICKY_RESET 96
+#define GCC_PCIE3_AXI_S_BRIDGE_CLK_ARES 97
+#define GCC_PCIE3_AXI_S_CLK_ARES 98
+#define GCC_PCIE3_AXI_S_RESET 99
+#define GCC_PCIE3_AXI_S_STICKY_RESET 100
+#define GCC_PCIE3_BCR 101
+#define GCC_PCIE3_CORE_STICKY_RESET 102
+#define GCC_PCIE3_LINK_DOWN_BCR 103
+#define GCC_PCIE3_PHY_BCR 104
+#define GCC_PCIE3_PIPE_CLK_ARES 105
+#define GCC_PCIE3_PIPE_RESET 106
+#define GCC_PCIE4PHY_PHY_BCR 107
+#define GCC_PCIE4_AHB_CLK_ARES 108
+#define GCC_PCIE4_AHB_RESET 109
+#define GCC_PCIE4_AUX_CLK_ARES 110
+#define GCC_PCIE4_AUX_RESET 111
+#define GCC_PCIE4_AXI_M_CLK_ARES 112
+#define GCC_PCIE4_AXI_M_RESET 113
+#define GCC_PCIE4_AXI_M_STICKY_RESET 114
+#define GCC_PCIE4_AXI_S_BRIDGE_CLK_ARES 115
+#define GCC_PCIE4_AXI_S_CLK_ARES 116
+#define GCC_PCIE4_AXI_S_RESET 117
+#define GCC_PCIE4_AXI_S_STICKY_RESET 118
+#define GCC_PCIE4_BCR 119
+#define GCC_PCIE4_CORE_STICKY_RESET 120
+#define GCC_PCIE4_LINK_DOWN_BCR 121
+#define GCC_PCIE4_PHY_BCR 122
+#define GCC_PCIE4_PIPE_CLK_ARES 123
+#define GCC_PCIE4_PIPE_RESET 124
+#define GCC_PCIE_CMN_LDO_BCR 125
+#define GCC_PRIMESS_AHBM_CLK_ARES 126
+#define GCC_PRIMESS_AHBM_PARTIAL_CLK_ARES 127
+#define GCC_PRIMESS_AHBS_CLK_ARES 128
+#define GCC_PRIMESS_ATB_CLK_ARES 129
+#define GCC_PRIMESS_AXIM_CLK_ARES 130
+#define GCC_PRIMESS_AXIM_PARTIAL_CLK_ARES 131
+#define GCC_PRIMESS_CLK_ARES 132
+#define GCC_PRIMESS_XO_CLK_ARES 133
+#define GCC_PRIME_SS_BCR 134
+#define GCC_QDSS_APB2JTAG_CLK_ARES 135
+#define GCC_QDSS_AT_CLK_ARES 136
+#define GCC_QDSS_BCR 137
+#define GCC_QDSS_CFG_AHB_CLK_ARES 138
+#define GCC_QDSS_DAP_AHB_CLK_ARES 139
+#define GCC_QDSS_DAP_CLK_ARES 140
+#define GCC_QDSS_ETR_USB_CLK_ARES 141
+#define GCC_QDSS_EUD_AT_CLK_ARES 142
+#define GCC_QDSS_STM_CLK_ARES 143
+#define GCC_QDSS_TRACECLKIN_CLK_ARES 144
+#define GCC_QDSS_TSCTR_DIV16_CLK_ARES 145
+#define GCC_QDSS_TSCTR_DIV2_CLK_ARES 146
+#define GCC_QDSS_TSCTR_DIV3_CLK_ARES 147
+#define GCC_QDSS_TSCTR_DIV4_CLK_ARES 148
+#define GCC_QDSS_TSCTR_DIV8_CLK_ARES 149
+#define GCC_QDSS_TS_CLK_ARES 150
+#define GCC_QPIC_AHB_CLK_ARES 151
+#define GCC_QPIC_BCR 152
+#define GCC_QPIC_CLK_ARES 153
+#define GCC_QPIC_IO_MACRO_CLK_ARES 154
+#define GCC_QPIC_SLEEP_CLK_ARES 155
+#define GCC_QUPV3_2X_CORE_CLK_ARES 156
+#define GCC_QUPV3_AHB_MST_CLK_ARES 157
+#define GCC_QUPV3_AHB_SLV_CLK_ARES 158
+#define GCC_QUPV3_BCR 159
+#define GCC_QUPV3_CORE_CLK_ARES 160
+#define GCC_QUPV3_WRAP_SE0_BCR 161
+#define GCC_QUPV3_WRAP_SE0_CLK_ARES 162
+#define GCC_QUPV3_WRAP_SE1_BCR 163
+#define GCC_QUPV3_WRAP_SE1_CLK_ARES 164
+#define GCC_QUPV3_WRAP_SE2_BCR 165
+#define GCC_QUPV3_WRAP_SE2_CLK_ARES 166
+#define GCC_QUPV3_WRAP_SE3_BCR 167
+#define GCC_QUPV3_WRAP_SE3_CLK_ARES 168
+#define GCC_QUPV3_WRAP_SE4_BCR 169
+#define GCC_QUPV3_WRAP_SE4_CLK_ARES 170
+#define GCC_QUPV3_WRAP_SE5_BCR 171
+#define GCC_QUPV3_WRAP_SE5_CLK_ARES 172
+#define GCC_QUPV3_WRAP_SE6_BCR 173
+#define GCC_QUPV3_WRAP_SE6_CLK_ARES 174
+#define GCC_QUPV3_WRAP_SE7_BCR 175
+#define GCC_QUPV3_WRAP_SE7_CLK_ARES 176
+#define GCC_QUSB2_0_PHY_BCR 177
+#define GCC_QUSB2_1_PHY_BCR 178
+#define GCC_REFGEN_PCIE_BCR 179
+#define GCC_REFGEN_PCIE_CORE_CLK_ARES 180
+#define GCC_SDCC1_APPS_CLK_ARES 181
+#define GCC_SDCC1_ICE_CORE_CLK_ARES 182
+#define GCC_SDCC_BCR 183
+#define GCC_TLMM_AHB_CLK_ARES 184
+#define GCC_TLMM_BCR 185
+#define GCC_TLMM_CLK_ARES 186
+#define GCC_UNIPHY0_AHB_CLK_ARES 187
+#define GCC_UNIPHY0_BCR 188
+#define GCC_UNIPHY0_PMA_BCR 189
+#define GCC_UNIPHY0_SYS_CLK_ARES 190
+#define GCC_UNIPHY0_XPCS_ARES 191
+#define GCC_UNIPHY1_AHB_CLK_ARES 192
+#define GCC_UNIPHY1_BCR 193
+#define GCC_UNIPHY1_PMA_BCR 194
+#define GCC_UNIPHY1_SYS_CLK_ARES 195
+#define GCC_UNIPHY1_XPCS_ARES 196
+#define GCC_UNIPHY2_AHB_CLK_ARES 197
+#define GCC_UNIPHY2_BCR 198
+#define GCC_UNIPHY2_PMA_BCR 199
+#define GCC_UNIPHY2_SYS_CLK_ARES 200
+#define GCC_UNIPHY2_XPCS_ARES 201
+#define GCC_USB0_AUX_CLK_ARES 202
+#define GCC_USB0_MASTER_CLK_ARES 203
+#define GCC_USB0_MOCK_UTMI_CLK_ARES 204
+#define GCC_USB0_PHY_BCR 205
+#define GCC_USB0_PHY_CFG_AHB_CLK_ARES 206
+#define GCC_USB0_PIPE_CLK_ARES 207
+#define GCC_USB0_SLEEP_CLK_ARES 208
+#define GCC_USB1_BCR 209
+#define GCC_USB1_MASTER_CLK_ARES 210
+#define GCC_USB1_MOCK_UTMI_CLK_ARES 211
+#define GCC_USB1_PHY_CFG_AHB_CLK_ARES 212
+#define GCC_USB1_SLEEP_CLK_ARES 213
+#define GCC_USB3PHY_0_PHY_BCR 214
+#define GCC_USB_BCR 215
+#define GCC_USB_CMN_LDO_BCR 216
+#define GCC_UNIPHY1_XLGPCS_ARES 217
+#define GCC_UNIPHY2_XLGPCS_ARES 218
+#endif
--
2.34.1
next prev parent reply other threads:[~2026-04-29 15:24 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-29 15:24 [PATCH v2 0/4] Add minimal boot support for Qualcomm IPQ9650 SoC Kathiravan Thirumoorthy
2026-04-29 15:24 ` Kathiravan Thirumoorthy [this message]
2026-04-29 15:24 ` [PATCH v2 2/4] clk: qcom: add Global Clock controller (GCC) driver for " Kathiravan Thirumoorthy
2026-04-29 15:24 ` [PATCH v2 3/4] dt-bindings: qcom: add IPQ9650 boards Kathiravan Thirumoorthy
2026-04-29 15:24 ` [PATCH v2 4/4] arm64: dts: qcom: add IPQ9650 SoC and rdp488 board support Kathiravan Thirumoorthy
2026-04-29 15:37 ` Kathiravan Thirumoorthy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260429-ipq9650_boot_to_shell-v2-1-9b0dc3d1f3a8@oss.qualcomm.com \
--to=kathiravan.thirumoorthy@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@oss.qualcomm.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox