From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-dl1-f44.google.com (mail-dl1-f44.google.com [74.125.82.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC21C38239C for ; Wed, 29 Apr 2026 15:45:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777477510; cv=none; b=I9ovCxK0/tWjqNrl2MWhIIhwAy0QUZsLZu2KXJJLp6Hh8/W9NE+MQLSAWOaPnr+vtucsUt8jckyZ38+u56s0uJnBYF+P+zMoUUOx/OYgXrr7KetYBUkcoWhDYTzMmSS5aCQiz3M0i1zSoMrzz8Nn0DQ+uHKsc/SqfvXhbwIPKmQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777477510; c=relaxed/simple; bh=W1Q97PzM4MjRKWidF01pEeQQIC0Jg95ywafaeF9c8MY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DfMy52PYNp+ZDZyWZXYDVAb4UZ+ijxUFtXCxruGC9oRvZoDqT0PzsRIF2bRtGt5CnPWH2UVZTqI+NZ7Rkmwusg0Bnt5voTlyIWdjBPXAxFIP9Q535pPmiQyh6qZDI3VosHgNfaZlmDkcCUFn0FEehQ+D5Ow7xnXYCFts7t1rXIs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Eozo+6zj; arc=none smtp.client-ip=74.125.82.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Eozo+6zj" Received: by mail-dl1-f44.google.com with SMTP id a92af1059eb24-12db7bf1541so10527241c88.0 for ; Wed, 29 Apr 2026 08:45:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777477508; x=1778082308; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=saN4HD4h1c5rx002LnGwqjdinW0FYSf0f7F3UZlkMCM=; b=Eozo+6zjBPsQg3HyylDLGgXQTbm5PgC3G2v5TOY8UDTPIZY/k1mSB/OMkLL6jVH5TT WQFj3yooshh1DmeAzaJEE2xAoR61XgF5DmhN14eJWGcGFBcoTig5kChuOjJH3QVtTAkR egRGiA27ZKCIjm4Ygsb30Ab63W9WoToxYtGvnQ7ljOsxq+0PWvABoD4PL+KcRRvU+0na qekl/EVUFrGb9s8F8QNIe1DCkqqtRRB/NRKl5u0yulePs1rka04YSKI/Kbt7xAgT7jEQ xhp32xJTd4Gor2MQvNJa930cHUvLbBA7aZCz20lLhqKCifvGHpZoqQUIOhX/l1aegEcG 5wJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777477508; x=1778082308; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=saN4HD4h1c5rx002LnGwqjdinW0FYSf0f7F3UZlkMCM=; b=JexPS2ilctf4EGFPTbLnrJ9ia/xyAfSFJV+CGQFVUVbKv7UOvl5o3o0fdWj19RY4VT hMI4sbfzH+ZiT+xHzHS5wv3jr1wQ1l9E2Ohm4L3rTBxytfmdNSogS8YDrNUNQd/8GcTt 46NABRsoUCm0EzQlUvrfVW/5TS1ZJBsWTih9kr9gr6brSe+TsE4Ch0aBBkgvYJosJLVn 0CVyOIo/PgK0jdSnj9EedluRR1kfGo/NKPmXd/vqHNrLdNmTNv+3ZF6KBWmGmQIhD6ux 4GdOdLFVQbFHRSwORSVPYVshR85OyaPMSnrX6v33QSnp/Gq1Y4go6SnMvhBQqEh9fSJ9 52DQ== X-Forwarded-Encrypted: i=1; AFNElJ/kNqMR59+AXF3eYb8RgS9JyVsLc0v616VT/dVfDMoiMSQW41+rtM1GgN8KGQFmOpsn8vxJHTR4qDIY@vger.kernel.org X-Gm-Message-State: AOJu0Ywe+t9rzG2vPRl4raYjqyke7Z7iDcnM+Mam0wIAfqxEHpcg4rUb GqQByYB+zmGZgz10FVt57GkEhv4XZawWvU6byC0m+maNqB/t8bwsQZsJ X-Gm-Gg: AeBDiesu2n6Z0rveY42DTfaVVA8ptBn/Obtr7BQnJj0qHgWX/1oCdYUhgszpCsXsdUp q1ijisJrg5+6EwKjszqxKrzoLpPkVbUxWbM2TQCziwbdJJoQ/eD6jIwdb3RvK1LtK/GMmF+U6Zi hE1gltGAk4/nEAWBvwnlomOroQceXAHyfeV/4vWK8Rhh882sMAoFS6nIK6XHZjYAxb7UBxFkAEU wVtWLq27NPXhanZjazvlFdZ855eBZTa0rSUOjD/KvnegGl9H9QHJ1nriPQmQOYy+IdWT4XwAicu mDLiPz2AGTg2LLS1bOhSEgnB82Y5cEYEYNdCUeBsyf1tkOSQnAtpqtS5T4xCcJGpH1t9zZ/Mqd2 g12GzIa+GjElEn5XAHgKiqX+scRMPnz4Zw6AU2k7SmRd8JLIBFCNbSrVaIZN0kyfh4vHpMeuMe2 p1Y/KdOAY6PcD1BtFE6XLEFmDcQQBrpEs= X-Received: by 2002:a05:701b:260c:b0:12d:de3e:cc03 with SMTP id a92af1059eb24-12dde3ecdb8mr2034608c88.42.1777477507830; Wed, 29 Apr 2026 08:45:07 -0700 (PDT) Received: from arch.localdomain ([2409:8a28:a59:55d1::1002]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12de320ecf9sm3610166c88.2.2026.04.29.08.45.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Apr 2026 08:45:07 -0700 (PDT) From: Jun Yan To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-leds@vger.kernel.org Cc: lee@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, luccafachinetti@gmail.com, pzalewski@thegoodpenguin.co.uk, daniel@zonque.org, Jun Yan Subject: [PATCH v3 3/5] dt-bindings: leds: leds-is31fl32xx: Add powerdown-gpios property Date: Wed, 29 Apr 2026 23:44:47 +0800 Message-ID: <20260429154449.730880-4-jerrysteve1101@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260429154449.730880-1-jerrysteve1101@gmail.com> References: <20260429154449.730880-1-jerrysteve1101@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The IS31FL32XX series features an SDB shutdown pin. Driving it low (active low) places the chip into hardware shutdown mode for power saving, while all register contents are preserved and registers are not reset. Add powerdown-gpios property to describe the GPIO connected to the SDB pin of IS31FL32XX series LED controllers. Signed-off-by: Jun Yan --- .../devicetree/bindings/leds/issl,is31fl32xx.yaml | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml index 25ce67940c88..9b129f962d1f 100644 --- a/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml +++ b/Documentation/devicetree/bindings/leds/issl,is31fl32xx.yaml @@ -45,6 +45,15 @@ properties: When present, the chip's PWM will operate at ~22kHz as opposed to ~3kHz to move the operating frequency out of the audible range. + powerdown-gpios: + maxItems: 1 + description: + GPIO connected to the chip's SDB pin. + Driving this GPIO low places the chip into hardware shutdown mode + for power saving. All register contents are preserved and registers + are not reset during shutdown. The chip exits hardware shutdown mode + when the SDB pin is pulled high. + "#address-cells": const: 1 @@ -158,6 +167,7 @@ additionalProperties: false examples: - | + #include #include i2c { @@ -170,6 +180,8 @@ examples: #address-cells = <1>; #size-cells = <0>; + powerdown-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; + led@1 { reg = <1>; color = ; -- 2.53.0