From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 179F53D16E9 for ; Tue, 5 May 2026 07:00:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777964458; cv=none; b=dtMFAQp0v70kkYbxYuS4RFmTIvve+B1SP+aUzAcqOT6iV9xpDA2Q3ANC98JQQMCrfTP1N2A6Iv6fChUX+jKUb1GVaJnTOHJ3G4SD7KPthc4Gnt+YTFUEwWdiwt+s6lD0MA5LCwantBlzKSACBLu4iBcJ0WWC+HOOdAe68TNtK18= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777964458; c=relaxed/simple; bh=GBsVTS4l4F18YjaJ/58wFmxWqzuYLY1cBZgZWMYpxjk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bCGEgZgxoxVoitdsIzFRyJNfgr6nhZ/0C2fF3QcNxRQe8rlRhURgT9YKDlwrPiydUhf1B9HFAR6S1TfxzEvv6u5CKZU55Wy3qTqyLYk+rtSFY0ykPh650Qkq0V/yVR/K3AFTQL/kwtzqENgE1X9S4NMBBEL/0gFvwSEkJJypARk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=fAGChe7U; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Xw6eUOi+; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="fAGChe7U"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Xw6eUOi+" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6453vNkQ1151983 for ; Tue, 5 May 2026 07:00:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 4907GskeGPyGqTJtsNAB5xkShzE2fjp5lObjsv/s6Gg=; b=fAGChe7UVOMBRufp kgDdxbQCI6hbedldr9OdcJd2uYM0KMIBGgf2C+CTPePrGRAsm22D77DrE+XsE/0L DE9Ut5d5g7Uv7wi/L9/HkHQe07KGazcR5oDX99CiyeP9INItMmjj9EkswtiLLFyc ++8wrdLl6r77RUa77anB7HrwgJpTHW2Qyet694PLHjS7TaTrMISX2VPSXQmDhvYx yRb8j9YdKnMJbThgd6Wxv3sYpeBnWn5OiptWHrxSZMHV9NI5vbOON1Nst11bjLA/ 7s9F7dsA5IarmKXXwkOVLVcz4Tco2OKO7QEhHGaGA1MUo9Fq3IPnanuFvlJXW4gv YP6lQw== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dxscybukp-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 05 May 2026 07:00:56 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-3650a4eb60dso3418407a91.1 for ; Tue, 05 May 2026 00:00:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777964456; x=1778569256; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4907GskeGPyGqTJtsNAB5xkShzE2fjp5lObjsv/s6Gg=; b=Xw6eUOi+mKOV79uD91gL+dUeqhlmK1WuriSAPUnbvnkZnWe1wts56jN/gSLHB4tTcC 6ZAgZVHHGcpnih5bdJsaW1xmZMlueib2Z+X2Bs+E7stsmTtIYvTuXrHRNbtlo3HiQR43 +o7C2ZpytQ6+tSbH6ZF+XYKt7PUP+qb75bppW9o9y/UlWQ3Df533d58k00K5WH07OFGz 76qbwI9ymDg9ySIJwDwEoMf44kR6J1Avn0NjDA+T9U1hxvXjx6qDmFbhd3thJ1qk3MqH 18EsqOn1qDqD34iAN26b10Ose0A3t5ZGo4C+p9l1VQ+b1wNrnS1hini2Xql+3SXDZdvL A9wA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777964456; x=1778569256; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4907GskeGPyGqTJtsNAB5xkShzE2fjp5lObjsv/s6Gg=; b=J5KswyvqKorfyvb6NNZLX8cUD2EnhlZB2TQwLXV0yXyBYRiMe+W74m4LCzk72AKIue aj6/FY3brmT0K3kj2KWee0ZBuzRNm325SHU5G72Gb8ImMso0ZMeFMa1m9Uv64eP+LQzf SNEQQYZR/+QdO5wM5suguYZbYHY0ooIbXvoiajzqWwUmRJSLJpGoeKYQa61Gqld/ZIBw xXG9nGqgXE0i5Hc9atGM7RfnqNwYA9nPFRbvxFLL6P0hNXCUGLhuPznN4xpRz0P5RbSS r3T+qaTPHwDFuRc/Sl89DLjP7J2wNAS1/HvaykggZT/9mjkND6F5Z7qtZ5n0iAE2h5Uz 3bJA== X-Forwarded-Encrypted: i=1; AFNElJ9B+m9zF1vxSftlSu64eGSBJ0/Kr0wFVDmzXi7XP+hEf/DHm7k3AouC7iV2WGdAdwlIPozABtJiUagf@vger.kernel.org X-Gm-Message-State: AOJu0Yw2E0SSiKX2M/hFeZPByQnnmLHY1om7l6ki6/ytR8kA/kE4dUYg /628enz49Z/mbyIJU+5s+ki6lHQfLIQbIg/AsR5MLITOc7+nYl7D7aBj8shr1p8/Kb3WfBPMELM re6lIOvYQLkWDR/G5vzYvZsqe4p8213c4UGGy40z54aGEPHRgc2U8itwvaKdCZwwu X-Gm-Gg: AeBDiesZVBIblE7p3siXE0wTiOjW1qY+rWIFFo+r9FFeqbNkfN0qEK87IOsECwAlts0 xnuiFrPq+geSfwH/rBp4W9CHjefMHsXrMot/mnQF5YRSVlpekLbbmtFUY2422KJL09VjlmfLfZ5 FKjdRPQqy8/RLV4dLPyPmr5hs5NUzcMV/SfwdahBhcrLUEK0+IPblH5oC/P9pLCLNZ2pDgYtE0R y6lIbw7hjv6aWoOXV4AwvlEVOlQtsSx4rWGm9rbt4iCjkOABIKVFfF8pe9gs+2ugqMXd9C4HA+Z udmUDqy2CmOOePReZ0snEPw5dxb5+THEwtJfhI6CGJv4tgndEaR0kZVUkyPRYza49lrMTGcOijv 60iTovGlNxDrSxM028coqWwemrYYA28itkfwBZvT9y15y/qs1GXRlHCiDsc3QcNv8qg== X-Received: by 2002:a17:90b:3852:b0:35c:b02:b5c1 with SMTP id 98e67ed59e1d1-3650cd4b20bmr12478772a91.2.1777964455537; Tue, 05 May 2026 00:00:55 -0700 (PDT) X-Received: by 2002:a17:90b:3852:b0:35c:b02:b5c1 with SMTP id 98e67ed59e1d1-3650cd4b20bmr12478736a91.2.1777964455015; Tue, 05 May 2026 00:00:55 -0700 (PDT) Received: from hu-bvisredd-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-364ebec73aasm13840146a91.2.2026.05.05.00.00.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 May 2026 00:00:54 -0700 (PDT) From: Vishnu Reddy Date: Tue, 05 May 2026 12:29:25 +0530 Subject: [PATCH v4 04/13] media: iris: Add iris vpu bus support Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260505-glymur-v4-4-17571dbd1caa@oss.qualcomm.com> References: <20260505-glymur-v4-0-17571dbd1caa@oss.qualcomm.com> In-Reply-To: <20260505-glymur-v4-0-17571dbd1caa@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab , Hans Verkuil , Stefan Schmidt , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stanimir Varbanov , Joerg Roedel , Will Deacon , Robin Murphy , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, iommu@lists.linux.dev, Vishnu Reddy X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777964421; l=4228; i=busanna.reddy@oss.qualcomm.com; s=20260216; h=from:subject:message-id; bh=cziP+P95lYoSiLg+5MW5xEwescL6vgvBBGLLAvVvoEY=; b=z+TxP8+TZXII4YxwxLPEEiwyjbixnGpOF1iRrVP5dnfHNH7GveE3tEOR8baGkU0hjom6PxRZM XT2scITxFhZBiRhXAqziGcNG6vqtiYPOORJHYpuj9ehNh/ilSBrOQny X-Developer-Key: i=busanna.reddy@oss.qualcomm.com; a=ed25519; pk=9vmy9HahBKVAa+GBFj1yHVbz0ey/ucIs1hrlfx+qtok= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA1MDA2MyBTYWx0ZWRfX5dUrUhWd4nWf g+TaQS9DDKy8CLveFya8JwJOuU434sEf7ex7eGnYMp7QZeeA/vWfNzK/KJcVCOZuaB/4C3g1sDC Q45ks80MzAJy9uzxh4xbnURf9oTgBnjx7+TlkEiKS3CJws/0ya0e0/uzcNglAqs0USBE40oJL2S tG04cJvs9SCtFBkWy/zUd8LT3V3juMkSIKao0AeBBhMVkMONN1DasgNVXpOFjWDMpAfMj7q53J9 5fD8NfCU2QNB1Xec+YVcX+cHzKKu5CI7jOLCQC8mJYm9u0LLYZ4e+P+WavJbHrdLOMzk395oMOm cUMPzeDxKRTqc3Y6klcWdi9fduyJhl4NSkLtdOhTqzTeRgbw2LL1cYiFFA20pYxDJjqQ0Sr+N0R +dNwDoRAQM+Wrm9MCNwDlnvpg8sY3V2vDTEwguQ3ZGDH1uzpn5CejH/JRkA99cyUU7gJcjPPiax UBnBYRaTLLe6nJLOGAg== X-Proofpoint-ORIG-GUID: xltZEgkiCSByARiXZFKGWwQ-d7lXIWVW X-Proofpoint-GUID: xltZEgkiCSByARiXZFKGWwQ-d7lXIWVW X-Authority-Analysis: v=2.4 cv=C47ZDwP+ c=1 sm=1 tr=0 ts=69f995a8 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=rZQGDrx4aKZhb0zF23kA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-05_02,2026-04-30_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 phishscore=0 adultscore=0 suspectscore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605050063 From: Vikash Garodia On glymur platform, firmware loading needs a separate IOMMU mapping with its own stream ID. This stream ID is defined in the device tree with the assosiated firmware function ID in the iommu-map property. To create this mapping, a separate child device is needed so the firmware memory can be isolated in its own IOMMU context. Introduced a new bus called iris-vpu-bus. This creates a dynamic device, and its dma_configure() callback calls of_dma_configure_id() with the function ID provided by the client to map the corresponding stream ID. This sets up a dedicated IOMMU context for the child device. Signed-off-by: Vikash Garodia Signed-off-by: Vishnu Reddy --- drivers/media/platform/qcom/iris/Makefile | 4 ++ drivers/media/platform/qcom/iris/iris_vpu_bus.c | 69 +++++++++++++++++++++++++ include/linux/iris_vpu_bus.h | 25 +++++++++ 3 files changed, 98 insertions(+) diff --git a/drivers/media/platform/qcom/iris/Makefile b/drivers/media/platform/qcom/iris/Makefile index 2abbd3aeb4af..6f4052b98491 100644 --- a/drivers/media/platform/qcom/iris/Makefile +++ b/drivers/media/platform/qcom/iris/Makefile @@ -31,3 +31,7 @@ qcom-iris-objs += iris_platform_gen1.o endif obj-$(CONFIG_VIDEO_QCOM_IRIS) += qcom-iris.o + +ifdef CONFIG_VIDEO_QCOM_IRIS +obj-y += iris_vpu_bus.o +endif diff --git a/drivers/media/platform/qcom/iris/iris_vpu_bus.c b/drivers/media/platform/qcom/iris/iris_vpu_bus.c new file mode 100644 index 000000000000..15ba4d9c563e --- /dev/null +++ b/drivers/media/platform/qcom/iris/iris_vpu_bus.c @@ -0,0 +1,69 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#include +#include +#include + +static int iris_vpu_bus_dma_configure(struct device *dev) +{ + const u32 *iommu_fid = dev_get_drvdata(dev); + + return of_dma_configure_id(dev, dev->parent->of_node, true, iommu_fid); +} + +const struct bus_type iris_vpu_bus_type = { + .name = "iris-vpu-bus", + .dma_configure = iris_vpu_bus_dma_configure, +}; +EXPORT_SYMBOL_GPL(iris_vpu_bus_type); + +static void release_iris_vpu_bus_device(struct device *dev) +{ + kfree(dev); +} + +struct device *create_iris_vpu_bus_device(struct device *parent_device, const char *name, + u64 dma_mask, const u32 *iommu_fid) +{ + struct device *dev; + int ret; + + dev = kzalloc_obj(*dev); + if (!dev) + return ERR_PTR(-ENOMEM); + + dev->release = release_iris_vpu_bus_device; + dev->bus = &iris_vpu_bus_type; + dev->parent = parent_device; + dev->coherent_dma_mask = dma_mask; + dev->dma_mask = &dev->coherent_dma_mask; + + dev_set_name(dev, "%s", name); + dev_set_drvdata(dev, (void *)iommu_fid); + + ret = device_register(dev); + if (ret) { + put_device(dev); + return ERR_PTR(ret); + } + + return dev; +} +EXPORT_SYMBOL_GPL(create_iris_vpu_bus_device); + +static int __init iris_vpu_bus_init(void) +{ + int ret; + + ret = bus_register(&iris_vpu_bus_type); + if (ret) { + pr_err("iris-vpu-bus registration failed: %d\n", ret); + return ret; + } + + return 0; +} +postcore_initcall(iris_vpu_bus_init); diff --git a/include/linux/iris_vpu_bus.h b/include/linux/iris_vpu_bus.h new file mode 100644 index 000000000000..750e878e489f --- /dev/null +++ b/include/linux/iris_vpu_bus.h @@ -0,0 +1,25 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#ifndef _LINUX_IRIS_VPU_BUS_H +#define _LINUX_IRIS_VPU_BUS_H + +#include + +#if IS_ENABLED(CONFIG_VIDEO_QCOM_IRIS) +extern const struct bus_type iris_vpu_bus_type; + +struct device *create_iris_vpu_bus_device(struct device *parent_device, const char *name, + u64 dma_mask, const u32 *iommu_fid); +#else +static inline struct device *create_iris_vpu_bus_device(struct device *parent_device, + const char *name, u64 dma_mask, + const u32 *iommu_fid) +{ + return NULL; +} +#endif + +#endif /* _LINUX_IRIS_VPU_BUS_H */ -- 2.34.1