From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF1213396F4 for ; Thu, 7 May 2026 06:06:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778133970; cv=none; b=U41VAbJDEvOhaiK+xahCrl9dCwhDGzvqT6FbAFBGZaugrkTlN0oox0UMT1h7VnufJT1u22+cbl1xKhR0tnmh/ikprAj+lApRSVER392EgkfSeEKqqYenKGB8Z5e1cWFV/NfNkWSjR8r4zKbXtyRUD8Nb5e307Me0MKqIbmHmbQs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778133970; c=relaxed/simple; bh=BV76FZTxuR79UwnFLOytW4izwseqS8eIvf/ctGiW7H4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TexFx7XKDxRqA2YRnz525xPS+P0iuKtUHtrPh7weBET/q3L0mfvDCDialD85Fog2li33wJE+IB0pTf6qVXYmi8/s5r289PsdWI4Q22xn89F1Bw8qCTRu7cjuJaWtER5gusJYJWsQddbRXwKZrxf8m0ho7MEoEzzz+aol8jdI+o0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bQGKZvPi; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=e8OESJsk; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bQGKZvPi"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="e8OESJsk" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64744Gnh151176 for ; Thu, 7 May 2026 06:06:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2BEahBxH2nBriswLniQMhEwabckGVQqKY/AzXscAWeo=; b=bQGKZvPiwk6Cr0zH DshHHyvUpcPJfWrX1XxFnh8VqF0XNJ0ZzY9s7K+pr3wiZiLuTD5CnGogKC/EO7JL OKY0LV7YBp6Hd/n8xMECWegupQwriyLk2q4XOAnbdvXIx0nN94t/fCYyAApfOpLH xrbtB2CcsUNhU71qxyvDcwHLTQKnhmnrNdv8nH3RyLA19zcAXydYMcUgafsqaunm ipTvDuENYSV+1dkvvzRG0M9cSrNJiLLh1kiyrLyKXDIlviS8IEPClohRR1dm/XKe 1BXh6daz+8xJhejVG3KIyLcCLtv1fqc4IZ6HhgfQ+F73oKFYPsD4W4pCnfvs4NQQ PCiySQ== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e0kctrc94-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 07 May 2026 06:06:07 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-c70f19f0f37so323751a12.0 for ; Wed, 06 May 2026 23:06:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778133967; x=1778738767; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2BEahBxH2nBriswLniQMhEwabckGVQqKY/AzXscAWeo=; b=e8OESJskIPlfPwFOqotlatMkOAD+ZgHap2lq57mqpmEwAjaQQ4CdSpjb/y8MWN52VR BWepQ7yEGOkqTIkL+PeaP/R/VdE6eW0J+k4rxbzDnZTM2/HvHEjuSHkNWyJnfw/qzNkS sfEOOxJyb4jXlxCbrN5cNs3KskZb2MjvHkFwZ+0tGh7U/dsTuVDx/CXIxWgGh43DfG0A iA6fUqnYp2vY+sn2J0Lizzi90gInyqbqMKkm+Oc8Yv7hzJ0Tt3au94O0WrNjeiNazmVn encmCp93ZoVsibpaq5KgIFj12H7ipouflXy0ERLHSmc0wQOWP/zEWI2bPIFdaBAy2loD t50Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778133967; x=1778738767; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2BEahBxH2nBriswLniQMhEwabckGVQqKY/AzXscAWeo=; b=bAndxlpMIKRUuKk3a4djggwdPvHIQeezzWKGoapaaAb7pczp6LkmUA2IuXgRfulgKI pvQwp4c9OHWigg+FEqZbnZPKIXE//Ewmq9A0RhzNh6ktZxcY5g6xloEARAhWLpnV4gdH XO0DFKAi3bniWW6HzrVbys594dkP8NRIfz+9WPdjzQbhMuPZs1VnNFEanvrAr3S+IfGG xk+zIpPvLrMimQdDoBpSoAyKBGWQUlbD9oqYf5+Szh4buKBXsZHNx48brikaXO8ZjuwO sHx0Q0V9tK4tVRFl2k/ZETkR1O6OXhPRwGMOew0H31eOFuoYk9lqS3ptpYscGXdELiYV xfMA== X-Forwarded-Encrypted: i=1; AFNElJ+veAXYn6L+T0cCc2H7rTFxHIOKjVnmeoK969qp0VjfPlK4RcUzOy5CeocfD8Ltz8X76CtfED076Bjn@vger.kernel.org X-Gm-Message-State: AOJu0Yzoq1EnB5S8h1lKO+sz+Ss5XJACn/kgtK6EwGXNaJNqRgx4490B L6C9yQ0crRd6sz1a4Hs4chiz822EW41wFgZaE87Vu+atkg7Vw45EFHHLDYgAwSys4iwnOmwUkzw H5KhEh+9Fn5jVy5s1Fro7PeF090z98YtmRn5O5/uJr3+ep5aFYg0M/+K78/Qb2uXF X-Gm-Gg: AeBDiesbq9lECcZ90CH5e5xgFlmkGKFeji9A9zFksPyy1i6R0lIqZSytumFSoEpc7Be FowRrrP1TGyXlzS27t61GBQ5Q6Lc9rmdWVo6RbCsa5V1eGfF16v4hVHebhLWonwfJvQfsT/3gOf TORNYKNxNB8dIw0dzd2v5YFU0TbicWmyaD+6Tnznj6+rMLbEtLJqADfygOj8ZXa0AGgl+2WP95C qNUk+9YiJI3dGDnOdFr4F9BQPktE+pd4Y1yE2V1CbJ8ue0fz8c3aXNRtH9VUG9VzRwGb8mxyY2q PLd8vbfMzl9vqT3WjT1UCemcDabsV/eSdHAvS9dHkNRfUHQbGF+Ao3+H95HtocW9Xxw6L81c1gU lPUsSNKdan/p+JwBrbgVXBmEhqhUvOCP7tZEER0P0g+sQ408fUTIZvB0JQR4zfPplGsbp6yPkN7 INQbFssFBzZJPRzcN7+mQubUU0p9udYSTGWeLH4jQNuQ== X-Received: by 2002:a05:6a21:3399:b0:3a2:edff:2975 with SMTP id adf61e73a8af0-3aa8c1e7570mr1452896637.25.1778133966812; Wed, 06 May 2026 23:06:06 -0700 (PDT) X-Received: by 2002:a05:6a21:3399:b0:3a2:edff:2975 with SMTP id adf61e73a8af0-3aa8c1e7570mr1452870637.25.1778133966270; Wed, 06 May 2026 23:06:06 -0700 (PDT) Received: from WANGAOW-LAB01.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-839685a3187sm7566187b3a.60.2026.05.06.23.06.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 23:06:05 -0700 (PDT) From: Wangao Wang Date: Thu, 07 May 2026 14:05:46 +0800 Subject: [PATCH v6 3/5] media: iris: Add platform data for X1P42100 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260507-enable_iris_on_purwa-v6-3-48da505e23bf@oss.qualcomm.com> References: <20260507-enable_iris_on_purwa-v6-0-48da505e23bf@oss.qualcomm.com> In-Reply-To: <20260507-enable_iris_on_purwa-v6-0-48da505e23bf@oss.qualcomm.com> To: Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wangao Wang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778133946; l=7932; i=wangao.wang@oss.qualcomm.com; s=20251021; h=from:subject:message-id; bh=BV76FZTxuR79UwnFLOytW4izwseqS8eIvf/ctGiW7H4=; b=vM8sQiLEKUyqFlPkH9n+9mtL4PH53qqLYG2ehDgBYSMOa4vuiR/rgQHDdp4VUM+jFGDtcatal n/TzIzvdsjmBb+eTaYFH1ATCwMuGUUYEjVYJRW6D4pVhGOaqMa/wMiM X-Developer-Key: i=wangao.wang@oss.qualcomm.com; a=ed25519; pk=bUPgYblBUAsoPyGfssbNR7ZXUSGF8v1VF4FJzSO6/aA= X-Authority-Analysis: v=2.4 cv=XsPK/1F9 c=1 sm=1 tr=0 ts=69fc2bcf cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=jfxm0zpEqxNMAX7I8EwA:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 X-Proofpoint-GUID: yFXHNhQyeRSbkoJD1qUB2vlLcxRBPK67 X-Proofpoint-ORIG-GUID: yFXHNhQyeRSbkoJD1qUB2vlLcxRBPK67 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA3MDA1NyBTYWx0ZWRfX9hYpCHXp26DJ 6D3HVVGTYNX0miaiUfHxiFRoF0osPSvMSKDLtU7b9S9iYiD8c9JID/w+v04NG5THaHrSBLXRT3p 7mw0LJp6+6qVrS1nO83IeXlWon7rGag2IFBXjxPM0KsVLEm4uaOZN8EnYQ9JVWUnSqSgulF36ea cf+XiGaF39HAS3+AUj8uPhzcuPyupNcTX828N52aHYttfpA60Xtb22zDf5iJXkFkgcOJ13wXpps NzyxZ9Hu9DJEUtWqgFkPfS3cOFOL+a9MehCMjH46rl4lJM5xQlVLCpXhtOBzNR2HRHJjIkRX3Xh rqBzSsJiOIWCAQWt6ygfP82xbupqGuSkzWESuR6NUZySfdag6U/vgJObyNKwPJ8bxosuv1LzMky m5eER2dyxLgKPLoHS1+P//pIAF9xAWS/igl9HBQAxH0ezuYIsMWQO3rs2MXYdAFitRkhN3UVHMW VkAWYMKBOB+dfn9nK2A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-06_02,2026-05-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 impostorscore=0 adultscore=0 suspectscore=0 phishscore=0 priorityscore=1501 malwarescore=0 bulkscore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605070057 Introduce platform data for X1P42100, derived from SM8550 but using a different clock configuration and a dedicated OPP setup. Signed-off-by: Wangao Wang --- .../platform/qcom/iris/iris_platform_common.h | 1 + .../media/platform/qcom/iris/iris_platform_gen2.c | 103 +++++++++++++++++++++ .../platform/qcom/iris/iris_platform_x1p42100.h | 22 +++++ drivers/media/platform/qcom/iris/iris_probe.c | 4 + 4 files changed, 130 insertions(+) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/drivers/media/platform/qcom/iris/iris_platform_common.h index 5a489917580eb10022fdcb52f7321a915e8b239d..2e97360ddcd56a4b61fb296782b0c914b6154784 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -47,6 +47,7 @@ extern const struct iris_platform_data sm8250_data; extern const struct iris_platform_data sm8550_data; extern const struct iris_platform_data sm8650_data; extern const struct iris_platform_data sm8750_data; +extern const struct iris_platform_data x1p42100_data; enum platform_clk_type { IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */ diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/drivers/media/platform/qcom/iris/iris_platform_gen2.c index 5da90d47f9c6eab4a7e6b17841fdc0e599397bf7..da1dc76f5bd982d295c25a52ecf9469459a6cb92 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -15,6 +15,7 @@ #include "iris_platform_qcs8300.h" #include "iris_platform_sm8650.h" #include "iris_platform_sm8750.h" +#include "iris_platform_x1p42100.h" #define VIDEO_ARCH_LX 1 #define BITRATE_MAX 245000000 @@ -1317,3 +1318,105 @@ const struct iris_platform_data qcs8300_data = { .enc_op_int_buf_tbl = sm8550_enc_op_int_buf_tbl, .enc_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), }; + +/* + * Shares most of SM8550 data except: + * - clk_tbl and opp_clk_tbl for x1p42100 + * - different firmware + * - different num_vpp_pipe + */ +const struct iris_platform_data x1p42100_data = { + .get_instance = iris_hfi_gen2_get_instance, + .init_hfi_command_ops = iris_hfi_gen2_command_ops_init, + .init_hfi_response_ops = iris_hfi_gen2_response_ops_init, + .get_vpu_buffer_size = iris_vpu_buf_size, + .vpu_ops = &iris_vpu3_ops, + .set_preset_registers = iris_set_sm8550_preset_registers, + .icc_tbl = sm8550_icc_table, + .icc_tbl_size = ARRAY_SIZE(sm8550_icc_table), + .clk_rst_tbl = sm8550_clk_reset_table, + .clk_rst_tbl_size = ARRAY_SIZE(sm8550_clk_reset_table), + .bw_tbl_dec = sm8550_bw_table_dec, + .bw_tbl_dec_size = ARRAY_SIZE(sm8550_bw_table_dec), + .pmdomain_tbl = sm8550_pmdomain_table, + .pmdomain_tbl_size = ARRAY_SIZE(sm8550_pmdomain_table), + .opp_pd_tbl = sm8550_opp_pd_table, + .opp_pd_tbl_size = ARRAY_SIZE(sm8550_opp_pd_table), + .clk_tbl = x1p42100_clk_table, + .clk_tbl_size = ARRAY_SIZE(x1p42100_clk_table), + .opp_clk_tbl = x1p42100_opp_clk_table, + /* Upper bound of DMA address range */ + .dma_mask = 0xe0000000 - 1, + .fwname = "qcom/vpu/vpu30_1v.mbn", + .pas_id = IRIS_PAS_ID, + .inst_iris_fmts = platform_fmts_sm8550_dec, + .inst_iris_fmts_size = ARRAY_SIZE(platform_fmts_sm8550_dec), + .inst_caps = &platform_inst_cap_sm8550, + .inst_fw_caps_dec = inst_fw_cap_sm8550_dec, + .inst_fw_caps_dec_size = ARRAY_SIZE(inst_fw_cap_sm8550_dec), + .inst_fw_caps_enc = inst_fw_cap_sm8550_enc, + .inst_fw_caps_enc_size = ARRAY_SIZE(inst_fw_cap_sm8550_enc), + .tz_cp_config_data = tz_cp_config_sm8550, + .tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_sm8550), + .core_arch = VIDEO_ARCH_LX, + .hw_response_timeout = HW_RESPONSE_TIMEOUT_VALUE, + .ubwc_config = &ubwc_config_sm8550, + .num_vpp_pipe = 1, + .max_session_count = 16, + .max_core_mbpf = NUM_MBS_8K * 2, + .max_core_mbps = ((7680 * 4320) / 256) * 60, + .dec_input_config_params_default = + sm8550_vdec_input_config_params_default, + .dec_input_config_params_default_size = + ARRAY_SIZE(sm8550_vdec_input_config_params_default), + .dec_input_config_params_hevc = + sm8550_vdec_input_config_param_hevc, + .dec_input_config_params_hevc_size = + ARRAY_SIZE(sm8550_vdec_input_config_param_hevc), + .dec_input_config_params_vp9 = + sm8550_vdec_input_config_param_vp9, + .dec_input_config_params_vp9_size = + ARRAY_SIZE(sm8550_vdec_input_config_param_vp9), + .dec_input_config_params_av1 = + sm8550_vdec_input_config_param_av1, + .dec_input_config_params_av1_size = + ARRAY_SIZE(sm8550_vdec_input_config_param_av1), + .dec_output_config_params = + sm8550_vdec_output_config_params, + .dec_output_config_params_size = + ARRAY_SIZE(sm8550_vdec_output_config_params), + + .enc_input_config_params = + sm8550_venc_input_config_params, + .enc_input_config_params_size = + ARRAY_SIZE(sm8550_venc_input_config_params), + .enc_output_config_params = + sm8550_venc_output_config_params, + .enc_output_config_params_size = + ARRAY_SIZE(sm8550_venc_output_config_params), + + .dec_input_prop = sm8550_vdec_subscribe_input_properties, + .dec_input_prop_size = ARRAY_SIZE(sm8550_vdec_subscribe_input_properties), + .dec_output_prop_avc = sm8550_vdec_subscribe_output_properties_avc, + .dec_output_prop_avc_size = + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_avc), + .dec_output_prop_hevc = sm8550_vdec_subscribe_output_properties_hevc, + .dec_output_prop_hevc_size = + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_hevc), + .dec_output_prop_vp9 = sm8550_vdec_subscribe_output_properties_vp9, + .dec_output_prop_vp9_size = + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_vp9), + .dec_output_prop_av1 = sm8550_vdec_subscribe_output_properties_av1, + .dec_output_prop_av1_size = + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_av1), + + .dec_ip_int_buf_tbl = sm8550_dec_ip_int_buf_tbl, + .dec_ip_int_buf_tbl_size = ARRAY_SIZE(sm8550_dec_ip_int_buf_tbl), + .dec_op_int_buf_tbl = sm8550_dec_op_int_buf_tbl, + .dec_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_dec_op_int_buf_tbl), + + .enc_ip_int_buf_tbl = sm8550_enc_ip_int_buf_tbl, + .enc_ip_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_ip_int_buf_tbl), + .enc_op_int_buf_tbl = sm8550_enc_op_int_buf_tbl, + .enc_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), +}; diff --git a/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h new file mode 100644 index 0000000000000000000000000000000000000000..d89acfbc1233dad0692f6c13c3fc22b10e5bdd80 --- /dev/null +++ b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __IRIS_PLATFORM_X1P42100_H__ +#define __IRIS_PLATFORM_X1P42100_H__ + +static const struct platform_clk_data x1p42100_clk_table[] = { + {IRIS_AXI_CLK, "iface" }, + {IRIS_CTRL_CLK, "core" }, + {IRIS_HW_CLK, "vcodec0_core" }, + {IRIS_BSE_HW_CLK, "vcodec0_bse" }, +}; + +static const char *const x1p42100_opp_clk_table[] = { + "vcodec0_core", + "vcodec0_bse", + NULL, +}; + +#endif diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/platform/qcom/iris/iris_probe.c index ddaacda523ecb9990af0dd0640196223fbcc2cab..287f615dfa6479964ed68649f2829b5bbeed6cd6 100644 --- a/drivers/media/platform/qcom/iris/iris_probe.c +++ b/drivers/media/platform/qcom/iris/iris_probe.c @@ -374,6 +374,10 @@ static const struct of_device_id iris_dt_match[] = { .compatible = "qcom,sm8750-iris", .data = &sm8750_data, }, + { + .compatible = "qcom,x1p42100-iris", + .data = &x1p42100_data, + }, { }, }; MODULE_DEVICE_TABLE(of, iris_dt_match); -- 2.43.0