From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 765B331F99E for ; Sun, 10 May 2026 19:01:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778439697; cv=none; b=lnq9ZuWLe4AGDGyNjHXxVBxGi9RSPjg83wxZqJJooC/EXe1Zq3yi7z0SmFWgY9M8Kvf9RqOjNE+JkgIAfF9TzAn7Y/JjnodvNdmoMF0LFGSRQLXHv/aLHGMryk88tKWdMt5dw9GbvCOzFWPT89thYUaoEfUE+YxYI9Mv9vql8x0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778439697; c=relaxed/simple; bh=lT0PY5Ih14lC9dDe3Ae8vidP2UICe0uc4N1nVYtyQR0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Rfz7dWEilglOu3khCWp1bRiqRJrkpP0Rb8fSYeCdk50rBerJk4YcA+9utLre1AwOXFn4zwKjzzzhCifWKCquo5YjCUw8qal5CPW+G75wZgzxYmuVf+ujLVrYuKjgjmHp6EjFNCvh6tB/iWphYXfPjB9oXMasfxgS8iyyAd0ejuc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=DHH50+wM; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="DHH50+wM" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-488b8bc6bc9so21943905e9.3 for ; Sun, 10 May 2026 12:01:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778439693; x=1779044493; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=60aiFMdJ5EF0YuV44E9gs+Z4pT0nbdBQxVcQwSAiePU=; b=DHH50+wMOWiuj+hZOcFvIQd7oR/N9Im8ry+tqkT88h9i4JZTm8HXl8+s9+S6Z6K18s 5MRYDmpXUnuoALv6/hU5KAQnFHdIOV5UuN84lPYatvdNl0r923ffR8/GQO1RH5IizOwp NH3WrsMmNzU3A0xfNvUVEMDNuOadRouppzYthcOVgmI2p6B1KcmhChaTKiRGFWNCF4od Qj0Y4RA3FnlSqGRrrxIJBjWJ/smzJ6JzL8Muwu7zrCrCpmREg//6GsvpTaE+jrIOChci PPWt6cAZcZ/JdYw+A3DGvZQykccBmyXqYS2aJkulr1448dYRQtBB3IELhuu9HKe96fNU R+kQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778439693; x=1779044493; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=60aiFMdJ5EF0YuV44E9gs+Z4pT0nbdBQxVcQwSAiePU=; b=gzaDzdaKJfTltQ/vRz3woyfSJkn6PQZ7mEGzhPhHPfjxv73c/lcltJJ6r4fnYgOv/R gH4hRzMKk0205n08q3uvbc6h6SiixBUrin4gele6rTUo0TI8+R2JmRA+h1R86AAot5fh X8RQyV47vhWeo52FXm08jq2+4QyvldzYNmHi43zO+D3UwJTlnbI8XK2v3VLIEHmQOXXe jt8RcW3Vt3hQfFaJdClOmGlz9+SRzxcbR7YrCy9gt0YFfQ0KugWPXmDAT5/A8VSDMob7 ajo6w7aF+ChZtLJ7wsPgWeDhuLV1wQDQTU+GQ7I5qbUIo+UN7Oul2F2LvZMJv0o5/D3+ nMTA== X-Forwarded-Encrypted: i=1; AFNElJ8wRJxY2LLHYW7TeGoLIG//uA3sqjVHZ1FwJoFJHnUuVpXmeR9rToLUci2mfQygJORMonpl8r1yr503@vger.kernel.org X-Gm-Message-State: AOJu0YxmOOzyBGcWU3CBxtr+4dY0t82vPDv60fMaozhWDPXLXFtK7ZNu GPy1La+cPrHStI1j+Ted+W7nRJErz5L3iYBapRpGdiiM8F/91jVK9Bxg X-Gm-Gg: Acq92OEyFlpLidcFX3rdWljPVqp55ljmA0wmfwKpBzzbIDglX9Ie1tfuIi/UvvOkU3H vR+4HXypST7+vQdd0HG7F0UVidm1b5EwMAVewJYdcFqaf1lRXcVL1Z/B5/G3xYXBx4N7ZieA0N/ 8FhwuNvMw6Tx0Dai84ZEMuUx0x9cGZbv14UIGv1somTqRbUxyS0P9q8af45rreOwaTRaMq7D99H NYAHwVDlyaN9z5InXycXjK/TX5Ib2Xsr8T9DhFYgy10HMJci8t1JPLfY0yV0t/WKBGeV0Zte/Q2 X7MwmKKfe9tnCaDI+/WYUrrDgA69O6cb0n+majhOwME8B6vxhKS36Zamny0nsDEy9ed5I88MfJd sxn6tbwoCkZ4qdVG5RBnB2wbtq916VzZaRRufHn1qi1Z89GZKvIy/8jwf91RLLln9CjvWNs5yT1 fjlatDW9UdjlnZwBsI1w2LT9p/0euDgl8IQg== X-Received: by 2002:a05:600c:45c6:b0:48a:93f8:dd02 with SMTP id 5b1f17b1804b1-48e521e6090mr332212165e9.14.1778439692806; Sun, 10 May 2026 12:01:32 -0700 (PDT) Received: from [192.168.0.2] ([197.250.51.203]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e701e9585sm132877475e9.5.2026.05.10.12.01.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 10 May 2026 12:01:31 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Sun, 10 May 2026 22:01:03 +0300 Subject: [PATCH RFC 4/4] clk: zte: Introduce a driver for zx297520v3 LSP clocks and resets. Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260510-zx29clk-v1-4-e1bacfffe967@gmail.com> References: <20260510-zx29clk-v1-0-e1bacfffe967@gmail.com> In-Reply-To: <20260510-zx29clk-v1-0-e1bacfffe967@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=7176; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=lT0PY5Ih14lC9dDe3Ae8vidP2UICe0uc4N1nVYtyQR0=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqANX6KYEJuO+6GM3YtADEJWSukHdj2xJi9mUzX Nm+gxNizbWJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCagDV+hsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLGKRAAlF8qgbBoYBwUAKhOl3BIKIT6G9WGh50 9kTI/pwGC+KlmgvE/ovevGLOdlV7vG2hD0VCtxrPInVEO9d8ZgXvkgQ3U6Xe9U0aHEiWk92sE7l 5k/oQCpw9pB6XKlmmmFDFWoXwjo0HwjtJ99JDpEIc6FAo59XdD6PAul3ftFUxm/m4VcORllzt0T XegVmC2WRnwYDxTUORx/zUdWq5NxnzodpjMi0BWcqOhgYTOQPIq1o0eiLuq8/dLczzymwKeAY7g WSoTEBmxI6ztxHa8vaHI4X4vpu3OcesZ4n8XH8qC5wAUftaaVsV9zC+MITotUYSvelAno7JPSaf qrpwxpQv+Ag989LjXcBu0t6rbMRTYF0wrV0Z6pzGBAOCE7zNd+yM92JyhY7ABGfjyECePEHNLKH rlUGICfrSs4SZxraxdjYrLG+mExSE05bM1mK3hsmkqXZGrxfNu840Tf6+LUgcmM8i5j9a0JIasr PaFFpyLMGbKbWpnx0GodduaVFM70YV8hYBxTxIpqJVFoEMhTDRBHVq4CokujPM0MzKTAQp0GDuf HeVixbtwAxsznfhuD2rk3g1XOKvSgEAfADWuAIQfaMedLC7/uYr4QdRE63BTv6FwDsRSVVrUWAD J5TCm7fGR3oUfkYcmmeA1bLAEXqznTlPqP84P3Xd6sZCz7UCJd/s= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 "LSP" is ZTE's term for this part of the SoC, I suspect it stands for "low speed peripherals". The main UART is here, together with the flash controller and more surplus proprietary timers. It also has two more I2C controllers that supposedly connect to a battery charger, SPI for displays and I2S for analog telephones. The boards I have don't have any of these components though. Signed-off-by: Stefan Dösinger --- drivers/clk/zte/clk-zx297520v3.c | 183 +++++++++++++++++++++++++++++++++++++++ 1 file changed, 183 insertions(+) diff --git a/drivers/clk/zte/clk-zx297520v3.c b/drivers/clk/zte/clk-zx297520v3.c index 0c06add433ee..e69be686c1b1 100644 --- a/drivers/clk/zte/clk-zx297520v3.c +++ b/drivers/clk/zte/clk-zx297520v3.c @@ -792,6 +792,189 @@ static struct platform_driver clk_zx297520v3_matrixclk = { }; module_platform_driver(clk_zx297520v3_matrixclk); +/* LSP clock entries have a common pattern: Bit 0 for PCLK, Bit 1 for WCLK. Bit 4 (and sometimes + * more) for WCLK mux. + * + * Bit 8 and 9 are reset bits. I don't know the difference between the two, but they both + * need to be set to deassert the reset. + * + * Bits 12-16 can be a divisor, but not all clocks have it. Some clocks have a divisor in 16-20. + * + * The ID given in this table is the first register in the device's MMIO space. ZTE's drivers + * usually call this a version register, but it looks more like a device identifier. + * + * It looks like the registers map to devices like this: + * + * Timer reg function div dev offset(lsp + xxxx) ID + * 0x0: Read-only, probably device identifier 0x00752100 + * 0x4: timer_l1 Y 0x1000 0x02020000 + * 0x8: watchdog_l2 Y 0x2000 0x02020000 + * 0xc: watchdog_l3 Y 0x3000 0x02020000 + * 0x10: i2c1 N 0x4000 0x01020000 + * 0x14: i2s0 Yh 0x5000 0x01030000 + * 0x18: always 0 N - + * 0x1c: i2s1 Yh 0x6000 0x01030000 + * 0x20: always 0 N - + * 0x24: qspi N 0x7000 0x01040000 + * 0x28: uart1 N 0x8000 0x01060000 + * 0x2c: i2c2 N 0x9000 0x01020000 + * 0x30: spi0 Y 0xa000 0x01040000 + * 0x34: timer_lb Y 0xb000 0x02020000 + * 0x38: timer_lc Y 0xc000 0x02020000 + * 0x3c: uart2 N 0xd000 0x01060000 + * 0x40: watchdog_le Y 0xe000 0x02020000 + * 0x44: timer_lf Y 0xf000 0x02020000 + * 0x48: spi1 Y 0x10000 0x01040000 + * 0x4c: timer_l11 Y 0x11000 0x02020000 + * 0x50: tdm Y 0x12000 0x01040000 + * + * Registers 0x58, 0x5c, 0x60, 0x64, 0x68 seem to contain more controls for i2s and tdm. + */ + +static const char * const timer_lsp_sel[] = { + "lsp_osc32k", + "lsp_osc26m", +}; + +static const char * const uart_lsp_sel[] = { + "lsp_osc26m", + "lsp_mpll_d6", +}; + +static const char * const i2s_lsp_sel[] = { + "lsp_osc26m", + "lsp_dpll_d4", + "lsp_mpll_d6", + /* Unknown */ +}; + +static const char * const tdm_lsp_sel[] = { + "lsp_tdm_wclk", +}; + +static const char * const spi_lsp_sel[] = { + "lsp_osc26m", + "lsp_mpll_d4", + "lsp_mpll_d6", + /* Unknown */ +}; + +static const char * const qspi_lsp_sel[] = { + "lsp_osc26m", + "lsp_mpll_d4", + "lsp_mpll_d5", + "lsp_mpll_d6", + "lsp_mpll_d8", + "lsp_mpll_d12", + "lsp_osc26m", + "lsp_osc26m", +}; + +#define LSP_CLOCK(offset, name, mux, div_shift, div_size) {\ + ZX297520V3_##name##_RESET, ZX297520V3_##name##_WCLK, ZX297520V3_##name##_PCLK,\ + #name, offset, 8, offset, 0, 1, "lsp_pclk", offset, 4, 4, mux, ARRAY_SIZE(mux),\ + offset, div_shift, div_size, 0} + +static const struct zx297520v3_composite lsp_clocks[] = { + LSP_CLOCK(0x4, TIMER_L1, timer_lsp_sel, 0, 0), + LSP_CLOCK(0x8, WDT_L2, timer_lsp_sel, 0, 0), + LSP_CLOCK(0xc, WDT_L3, timer_lsp_sel, 0, 0), + LSP_CLOCK(0x10, I2C1, uart_lsp_sel, 0, 0), + LSP_CLOCK(0x14, I2S0, i2s_lsp_sel, 16, 4), + LSP_CLOCK(0x1c, I2S1, i2s_lsp_sel, 16, 4), + LSP_CLOCK(0x24, QSPI, qspi_lsp_sel, 0, 0), + LSP_CLOCK(0x28, UART1, uart_lsp_sel, 0, 0), + LSP_CLOCK(0x2C, I2C2, uart_lsp_sel, 0, 0), + LSP_CLOCK(0x30, SPI0, spi_lsp_sel, 12, 4), + LSP_CLOCK(0x34, TIMER_LB, timer_lsp_sel, 12, 4), + LSP_CLOCK(0x38, TIMER_LC, timer_lsp_sel, 12, 4), + LSP_CLOCK(0x3c, UART2, uart_lsp_sel, 0, 0), + LSP_CLOCK(0x40, WDT_LE, timer_lsp_sel, 12, 4), + LSP_CLOCK(0x44, TIMER_LF, timer_lsp_sel, 12, 4), + LSP_CLOCK(0x48, SPI1, spi_lsp_sel, 12, 4), + LSP_CLOCK(0x4c, TIMER_L11, timer_lsp_sel, 12, 4), + LSP_CLOCK(0x50, TDM, tdm_lsp_sel, 16, 4), +}; + +#undef LSP_CLOCK + +static int zx297520_lspclk_probe(struct platform_device *pdev) +{ + static const char * const *parent_names[] = { "mpll_d5", "mpll_d4", "mpll_d6", "mpll_d8", + "mpll_d12", "osc26m", "osc32k", "pclk" }; + + struct zx29_clk_controller *lsp; + struct device *dev = &pdev->dev; + struct clk *parent; + unsigned int i; + int res; + + dev_info(dev, "Registering zx297520v3 LSP clocks and resets\n"); + + lsp = devm_kzalloc(dev, offsetof(struct zx29_clk_controller, + resets[ZX297520V3_LSPRST_END]), GFP_KERNEL); + if (!lsp) + return -ENOMEM; + + lsp->clocks = devm_kzalloc(dev, struct_size(lsp->clocks, hws, + ZX297520V3_LSPCLK_END), GFP_KERNEL); + if (!lsp->clocks) + return -ENOMEM; + lsp->clocks->num = ZX297520V3_LSPCLK_END; + + lsp->base = devm_platform_ioremap_resource(pdev, 0); + WARN_ON(!lsp->base); + + /* TODO: Technically we can disable the pclk if all LSP devices are shut down, but that + * needs custom clk ops to tiptoe around a disabled LSP pclk before attempting to access + * the actual clock. In normal operation it is unlikely that all LSP devices are shut down + * simultaneously though as UART and NAND are located here. + */ + parent = devm_clk_get_enabled(dev, "pclk"); + if (IS_ERR(parent)) { + dev_err(dev, "failed to find lsp pclk\n"); + return PTR_ERR(parent); + } + + for (i = 0; i < ARRAY_SIZE(parent_names); ++i) { + parent = devm_clk_get(dev, parent_names[i]); + if (IS_ERR(parent)) { + dev_err(dev, "failed to find lsp %s clock\n", parent_names[i]); + return PTR_ERR(parent); + } + } + + res = zx297520v3_composite(dev, lsp->base, lsp->clocks, lsp->resets, + lsp_clocks, ARRAY_SIZE(lsp_clocks)); + if (res) + return res; + + res = of_clk_add_hw_provider(dev->of_node, of_clk_hw_onecell_get, lsp->clocks); + if (res) + return res; + + lsp->rcdev.owner = THIS_MODULE; + lsp->rcdev.nr_resets = ZX297520V3_LSPRST_END; + lsp->rcdev.ops = &zx297520v3_rst_ops; + lsp->rcdev.of_node = dev->of_node; + return devm_reset_controller_register(dev, &lsp->rcdev); +} + +static const struct of_device_id of_match_zx297520v3_lspclk[] = { + { .compatible = "zte,zx297520v3-lspclk"}, + { } +}; +MODULE_DEVICE_TABLE(of, of_match_zx297520v3_lspclk); + +static struct platform_driver zx297520v3_lspclk = { + .probe = zx297520_lspclk_probe, + .driver = { + .name = "clk-zx297520v3-lspclk", + .of_match_table = of_match_zx297520v3_lspclk, + }, +}; +module_platform_driver(zx297520v3_lspclk); + MODULE_AUTHOR("Stefan Dösinger "); MODULE_DESCRIPTION("ZTE zx297520v3 clock driver"); MODULE_LICENSE("GPL"); -- 2.53.0