From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9AAE3A3E96; Mon, 11 May 2026 12:47:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778503657; cv=none; b=ADill3tkfFXnipPLBxoRaZXhILO9akBhm7ZIpx2Zn/fEOJO9A6mEAytKpeNt0O4Kcxvpfjfv8iN92z34RQ2LynpEgHd6VYIxoQ3utlXUxHiXmBFV0oikdsjZvbrJ6QzjXN0KkMR9/MAQY51Ig+nxBnYzBHkb2o5OKsAYfRArsPE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778503657; c=relaxed/simple; bh=n+chhs9xtHugLJwEMXE7tp7EjZp+3KoHfswImkGncgU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=u9/d1Lv4sAwbZNJluzDsKsR97eT8xTII/Aoz0HHopqw/KGEwq6RGqvtRcA4EEKlyW5DBBLW0QO8622TOcD/AXR0qohSTp4OKqC2HIh9YJ2SCaRtj7rmvVV4gXwT0tD7tIAqRfQFp+LYhwHQrEtx1eyfJ3myIZV9/8HkfB+yDSDU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=rplyc4t3; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="rplyc4t3" Received: by smtp.kernel.org (Postfix) with ESMTPS id BB128C2BCF7; Mon, 11 May 2026 12:47:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778503657; bh=n+chhs9xtHugLJwEMXE7tp7EjZp+3KoHfswImkGncgU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=rplyc4t3pc1w1xkbAewhYZHSoVQKrD64BjYusHBGylypp3qo3NksIz/60tLHCAv+O bde1MQqDiX4QvxWj5Prbk3Dck9axlrDnydLdbEKb+dlinNA+jWWtqR0pC0ciqtp0RJ lui29F9wjJ1ESyUNlbyOY05js8ugKgmuUobqKzHDIMOlQL+CS6l0Nrjs0sjlnraiWu yw9G9FdsKja+GR13lSprhTwsMEQxJxFh/FakEh4EKKudE1Ep8TFFmT/AggA8stcOhA vqBwaDNc7D5f91kv2+fWfqUBt8UKIQWpki8QqJCC1kFoD1tz91E6zboLZGwpZRNdAq N6XisDI47EwTg== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B1414CD484C; Mon, 11 May 2026 12:47:37 +0000 (UTC) From: Jian Hu via B4 Relay Date: Mon, 11 May 2026 20:47:30 +0800 Subject: [PATCH 08/10] clk: amlogic: Add A9 PLL clock controller driver Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260511-b4-a9_clk-v1-8-41cb4071b7c9@amlogic.com> References: <20260511-b4-a9_clk-v1-0-41cb4071b7c9@amlogic.com> In-Reply-To: <20260511-b4-a9_clk-v1-0-41cb4071b7c9@amlogic.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Jerome Brunet , Xianwei Zhao , Kevin Hilman , Martin Blumenstingl Cc: linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, Jian Hu X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778503655; l=23962; i=jian.hu@amlogic.com; s=20260415; h=from:subject:message-id; bh=FwOFtcueucJk+n/HBejHsmGbt6guLcHR76vTm95om3Y=; b=EELkOSUbdLUPfP11UfDsaE+guYsjrWfFUtnmJONzfPDzoZh0wKp2eMuxIyXvEoPw/KERvtHXJ Wa3lXlEWh8QDbSg3Hpj7Uaf7nzR4OoLGzZsQsV819lHnItumr54LMxq X-Developer-Key: i=jian.hu@amlogic.com; a=ed25519; pk=zHUE+rNtH9z+Sb8au1/elWknjFQmy5QDVkBoxleuOIA= X-Endpoint-Received: by B4 Relay for jian.hu@amlogic.com/20260415 with auth_id=735 X-Original-From: Jian Hu Reply-To: jian.hu@amlogic.com From: Jian Hu Add the PLL clock controller driver for the Amlogic A9 SoC family. Signed-off-by: Jian Hu --- drivers/clk/meson/Kconfig | 13 + drivers/clk/meson/Makefile | 1 + drivers/clk/meson/a9-pll.c | 831 +++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 845 insertions(+) diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index cf8cf3f9e4ee..3549e67d6988 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -132,6 +132,19 @@ config COMMON_CLK_A1_PERIPHERALS device, A1 SoC Family. Say Y if you want A1 Peripherals clock controller to work. +config COMMON_CLK_A9_PLL + tristate "Amlogic A9 SoC PLL controller support" + depends on ARM64 + default ARCH_MESON + select COMMON_CLK_MESON_REGMAP + select COMMON_CLK_MESON_CLKC_UTILS + select COMMON_CLK_MESON_PLL + imply COMMON_CLK_SCMI + help + Support for the PLL clock controller on Amlogic A311Y3 based + device, AKA A9. PLLs are required by most peripheral to operate. + Say Y if you want A9 PLL clock controller to work. + config COMMON_CLK_C3_PLL tristate "Amlogic C3 PLL clock controller" depends on ARM64 diff --git a/drivers/clk/meson/Makefile b/drivers/clk/meson/Makefile index c6719694a242..77636033061f 100644 --- a/drivers/clk/meson/Makefile +++ b/drivers/clk/meson/Makefile @@ -19,6 +19,7 @@ obj-$(CONFIG_COMMON_CLK_AXG) += axg.o axg-aoclk.o obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) += axg-audio.o obj-$(CONFIG_COMMON_CLK_A1_PLL) += a1-pll.o obj-$(CONFIG_COMMON_CLK_A1_PERIPHERALS) += a1-peripherals.o +obj-$(CONFIG_COMMON_CLK_A9_PLL) += a9-pll.o obj-$(CONFIG_COMMON_CLK_C3_PLL) += c3-pll.o obj-$(CONFIG_COMMON_CLK_C3_PERIPHERALS) += c3-peripherals.o obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o diff --git a/drivers/clk/meson/a9-pll.c b/drivers/clk/meson/a9-pll.c new file mode 100644 index 000000000000..84b591c3afff --- /dev/null +++ b/drivers/clk/meson/a9-pll.c @@ -0,0 +1,831 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) +/* + * Copyright (C) 2026 Amlogic, Inc. All rights reserved + */ + +#include +#include +#include +#include "clk-regmap.h" +#include "clk-pll.h" +#include "meson-clkc-utils.h" + +#define GP0PLL_CTRL0 0x00 +#define GP0PLL_CTRL1 0x04 +#define GP0PLL_CTRL2 0x08 +#define GP0PLL_CTRL3 0x0c +#define GP0PLL_CTRL4 0x10 + +/* HIFI0 and HIFI1 share the same IP and register offset layout. */ +#define HIFIPLL_CTRL0 0x00 +#define HIFIPLL_CTRL1 0x04 +#define HIFIPLL_CTRL2 0x08 +#define HIFIPLL_CTRL3 0x0c +#define HIFIPLL_CTRL4 0x10 + +/* MCLK0 and MCLK1 share the same IP and register offset layout. */ +#define MCLKPLL_CTRL0 0x00 +#define MCLKPLL_CTRL1 0x04 +#define MCLKPLL_CTRL2 0x08 +#define MCLKPLL_CTRL3 0x0c +#define MCLKPLL_CTRL4 0x10 + +#define A9_COMP_SEL(_name, _reg, _shift, _mask, _pdata) \ + MESON_COMP_SEL(a9_, _name, _reg, _shift, _mask, _pdata, NULL, 0, 0) + +#define A9_COMP_DIV(_name, _reg, _shift, _width) \ + MESON_COMP_DIV(a9_, _name, _reg, _shift, _width, 0, CLK_SET_RATE_PARENT) + +#define A9_COMP_GATE(_name, _reg, _bit) \ + MESON_COMP_GATE(a9_, _name, _reg, _bit, CLK_SET_RATE_PARENT) + +/* + * Compared with previous SoC PLLs, the A9 PLL input path has an inherent + * 2-divider. The N pre-divider follows the same calculation rule as OD, + * where the pre-divider ratio equals 2^N. + * + * A9 PLL is composed as follows: + * + * PLL + * +---------------------------------+ + * | | + * | +--+ | + * in/2 >>---[ /2^N ]-->| | +-----+ | + * | | |------| DCO |----->> out + * | +--------->| | +--v--+ | + * | | +--+ | | + * | | | | + * | +--[ *(M + (F/Fmax) ]<--+ | + * | | + * +---------------------------------+ + * + * out = in / 2 * (m + frac / frac_max) / 2^n + */ + +static struct clk_fixed_factor a9_gp0_in_div2_div = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "gp0_in_div2_div", + .ops = &clk_fixed_factor_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "in0", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_gp0_in_div2 = { + .data = &(struct clk_regmap_gate_data) { + .offset = GP0PLL_CTRL0, + .bit_idx = 27, + }, + .hw.init = &(struct clk_init_data) { + .name = "gp0_in_div2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_gp0_in_div2_div.hw + }, + .num_parents = 1, + }, +}; + +/* The output frequency range of the A9 PLL_DCO is 1.4 GHz to 2.8 GHz. */ +static const struct pll_mult_range a9_pll_mult_range = { + .min = 117, + .max = 233, +}; + +static const struct reg_sequence a9_gp0_pll_init_regs[] = { + { .reg = GP0PLL_CTRL0, .def = 0x00010000 }, + { .reg = GP0PLL_CTRL1, .def = 0x11480000 }, + { .reg = GP0PLL_CTRL2, .def = 0x1219b010 }, + { .reg = GP0PLL_CTRL3, .def = 0x00008010 } +}; + +static struct clk_regmap a9_gp0_pll_dco = { + .data = &(struct meson_clk_pll_data) { + .en = { + .reg_off = GP0PLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = GP0PLL_CTRL0, + .shift = 0, + .width = 9, + }, + .n = { + .reg_off = GP0PLL_CTRL0, + .shift = 12, + .width = 3, + }, + .frac = { + .reg_off = GP0PLL_CTRL1, + .shift = 0, + .width = 17, + }, + .l = { + .reg_off = GP0PLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = GP0PLL_CTRL0, + .shift = 29, + .width = 1, + }, + .l_detect = { + .reg_off = GP0PLL_CTRL0, + .shift = 30, + .width = 1, + }, + .range = &a9_pll_mult_range, + .init_regs = a9_gp0_pll_init_regs, + .init_count = ARRAY_SIZE(a9_gp0_pll_init_regs), + .flags = CLK_MESON_PLL_RST_ACTIVE_LOW | + CLK_MESON_PLL_N_POWER_OF_TWO | + CLK_MESON_PLL_L_DETECT_ACTIVE_HIGH, + }, + .hw.init = &(struct clk_init_data) { + .name = "gp0_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_gp0_in_div2.hw + }, + .num_parents = 1, + }, +}; + +/* For gp0, hifi and mclk pll, the maximum value of od is 4. */ +static const struct clk_div_table a9_pll_od_table[] = { + { 0, 1 }, + { 1, 2 }, + { 2, 4 }, + { 3, 8 }, + { 4, 16 }, + { /* sentinel */ } +}; + +static struct clk_regmap a9_gp0_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = GP0PLL_CTRL0, + .shift = 20, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "gp0_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_gp0_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_fixed_factor a9_hifi0_in_div2_div = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "hifi0_in_div2_div", + .ops = &clk_fixed_factor_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "in0", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_hifi0_in_div2 = { + .data = &(struct clk_regmap_gate_data) { + .offset = HIFIPLL_CTRL0, + .bit_idx = 27, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi0_in_div2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi0_in_div2_div.hw + }, + .num_parents = 1, + }, +}; + +static const struct reg_sequence a9_hifi0_pll_init_regs[] = { + { .reg = HIFIPLL_CTRL0, .def = 0x00010000 }, + { .reg = HIFIPLL_CTRL1, .def = 0x11480000 }, + { .reg = HIFIPLL_CTRL2, .def = 0x1219b010 }, + { .reg = HIFIPLL_CTRL3, .def = 0x00008010 } +}; + +static struct clk_regmap a9_hifi0_pll_dco = { + .data = &(struct meson_clk_pll_data) { + .en = { + .reg_off = HIFIPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = HIFIPLL_CTRL0, + .shift = 0, + .width = 9, + }, + .n = { + .reg_off = HIFIPLL_CTRL0, + .shift = 12, + .width = 3, + }, + .frac = { + .reg_off = HIFIPLL_CTRL1, + .shift = 0, + .width = 17, + }, + .l = { + .reg_off = HIFIPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = HIFIPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .l_detect = { + .reg_off = HIFIPLL_CTRL0, + .shift = 30, + .width = 1, + }, + .range = &a9_pll_mult_range, + .init_regs = a9_hifi0_pll_init_regs, + .init_count = ARRAY_SIZE(a9_hifi0_pll_init_regs), + .frac_max = 100000, + .flags = CLK_MESON_PLL_RST_ACTIVE_LOW | + CLK_MESON_PLL_N_POWER_OF_TWO | + CLK_MESON_PLL_L_DETECT_ACTIVE_HIGH, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi0_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi0_in_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_hifi0_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = HIFIPLL_CTRL0, + .shift = 20, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi0_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi0_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static struct clk_fixed_factor a9_hifi1_in_div2_div = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "hifi1_in_div2_div", + .ops = &clk_fixed_factor_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "in0", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_hifi1_in_div2 = { + .data = &(struct clk_regmap_gate_data) { + .offset = HIFIPLL_CTRL0, + .bit_idx = 27, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi1_in_div2", + .ops = &clk_regmap_gate_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi1_in_div2_div.hw + }, + .num_parents = 1, + }, +}; + +static const struct reg_sequence a9_hifi1_pll_init_regs[] = { + { .reg = HIFIPLL_CTRL0, .def = 0x00010000 }, + { .reg = HIFIPLL_CTRL1, .def = 0x11480000 }, + { .reg = HIFIPLL_CTRL2, .def = 0x1219b011 }, + { .reg = HIFIPLL_CTRL3, .def = 0x00008010 } +}; + +static struct clk_regmap a9_hifi1_pll_dco = { + .data = &(struct meson_clk_pll_data) { + .en = { + .reg_off = HIFIPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = HIFIPLL_CTRL0, + .shift = 0, + .width = 9, + }, + .n = { + .reg_off = HIFIPLL_CTRL0, + .shift = 12, + .width = 3, + }, + .frac = { + .reg_off = HIFIPLL_CTRL1, + .shift = 0, + .width = 17, + }, + .l = { + .reg_off = HIFIPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = HIFIPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .l_detect = { + .reg_off = HIFIPLL_CTRL0, + .shift = 30, + .width = 1, + }, + .range = &a9_pll_mult_range, + .init_regs = a9_hifi1_pll_init_regs, + .init_count = ARRAY_SIZE(a9_hifi1_pll_init_regs), + .frac_max = 100000, + .flags = CLK_MESON_PLL_RST_ACTIVE_LOW | + CLK_MESON_PLL_N_POWER_OF_TWO | + CLK_MESON_PLL_L_DETECT_ACTIVE_HIGH, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi1_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi1_in_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_hifi1_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = HIFIPLL_CTRL0, + .shift = 20, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "hifi1_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_hifi1_pll_dco.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +/* + * Unlike GP0 and HIFI PLLs, the input divider 2 of MCLK PLL is + * enabled by default and has no enable control bit. + */ +static struct clk_fixed_factor a9_mclk0_in_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "mclk0_in_div2_div", + .ops = &clk_fixed_factor_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "in0", + }, + .num_parents = 1, + }, +}; + +static const struct reg_sequence a9_mclk0_pll_init_regs[] = { + { .reg = MCLKPLL_CTRL1, .def = 0x00422000 }, + { .reg = MCLKPLL_CTRL2, .def = 0x60000100 }, + { .reg = MCLKPLL_CTRL3, .def = 0x02000200 }, + { .reg = MCLKPLL_CTRL4, .def = 0xd616d616 } +}; + +static struct clk_regmap a9_mclk0_pll_dco = { + .data = &(struct meson_clk_pll_data) { + .en = { + .reg_off = MCLKPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = MCLKPLL_CTRL0, + .shift = 0, + .width = 9, + }, + .n = { + .reg_off = MCLKPLL_CTRL0, + .shift = 12, + .width = 3, + }, + .l = { + .reg_off = MCLKPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = MCLKPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .l_detect = { + .reg_off = MCLKPLL_CTRL0, + .shift = 30, + .width = 1, + }, + .range = &a9_pll_mult_range, + .init_regs = a9_mclk0_pll_init_regs, + .init_count = ARRAY_SIZE(a9_mclk0_pll_init_regs), + .flags = CLK_MESON_PLL_RST_ACTIVE_LOW | + CLK_MESON_PLL_N_POWER_OF_TWO | + CLK_MESON_PLL_L_DETECT_ACTIVE_HIGH, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk0_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk0_in_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk0_0_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 0, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk0_0_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk0_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk0_0_pre = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 3, + .width = 5, + .flags = CLK_DIVIDER_MAX_AT_ZERO, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk0_0_pre", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk0_0_pll.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data a9_mclk0_0_parents[] = { + { .hw = &a9_mclk0_0_pre.hw }, + { .fw_name = "in0" }, + { .fw_name = "in1" }, + { .fw_name = "in2" } +}; + +static A9_COMP_SEL(mclk0_0, MCLKPLL_CTRL3, 12, 0x3, a9_mclk0_0_parents); +static A9_COMP_DIV(mclk0_0, MCLKPLL_CTRL3, 10, 1); +static A9_COMP_GATE(mclk0_0, MCLKPLL_CTRL3, 8); + +static struct clk_regmap a9_mclk0_1_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 16, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk0_1_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk0_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk0_1_pre = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 19, + .width = 5, + .flags = CLK_DIVIDER_MAX_AT_ZERO, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk0_1_pre", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk0_1_pll.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data a9_mclk0_1_parents[] = { + { .hw = &a9_mclk0_1_pre.hw }, + { .fw_name = "in0" }, + { .fw_name = "in1" }, + { .fw_name = "in2" } +}; + +static A9_COMP_SEL(mclk0_1, MCLKPLL_CTRL3, 28, 0x3, a9_mclk0_1_parents); +static A9_COMP_DIV(mclk0_1, MCLKPLL_CTRL3, 26, 1); +static A9_COMP_GATE(mclk0_1, MCLKPLL_CTRL3, 24); + +static struct clk_fixed_factor a9_mclk1_in_div2 = { + .mult = 1, + .div = 2, + .hw.init = &(struct clk_init_data){ + .name = "mclk1_in_div2", + .ops = &clk_fixed_factor_ops, + .parent_data = &(const struct clk_parent_data) { + .fw_name = "in0", + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk1_pll_dco = { + .data = &(struct meson_clk_pll_data) { + .en = { + .reg_off = MCLKPLL_CTRL0, + .shift = 28, + .width = 1, + }, + .m = { + .reg_off = MCLKPLL_CTRL0, + .shift = 0, + .width = 9, + }, + .n = { + .reg_off = MCLKPLL_CTRL0, + .shift = 12, + .width = 3, + }, + .l = { + .reg_off = MCLKPLL_CTRL0, + .shift = 31, + .width = 1, + }, + .rst = { + .reg_off = MCLKPLL_CTRL0, + .shift = 29, + .width = 1, + }, + .l_detect = { + .reg_off = MCLKPLL_CTRL0, + .shift = 30, + .width = 1, + }, + .range = &a9_pll_mult_range, + .init_regs = a9_mclk0_pll_init_regs, + .init_count = ARRAY_SIZE(a9_mclk0_pll_init_regs), + .flags = CLK_MESON_PLL_RST_ACTIVE_LOW | + CLK_MESON_PLL_N_POWER_OF_TWO | + CLK_MESON_PLL_L_DETECT_ACTIVE_HIGH, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk1_pll_dco", + .ops = &meson_clk_pll_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk1_in_div2.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk1_0_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 0, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk1_0_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk1_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk1_0_pre = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 3, + .width = 5, + .flags = CLK_DIVIDER_MAX_AT_ZERO, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk1_0_pre", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk1_0_pll.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data a9_mclk1_0_parents[] = { + { .hw = &a9_mclk1_0_pre.hw }, + { .fw_name = "in0" }, + { .fw_name = "in1" }, + { .fw_name = "in2" } +}; + +static A9_COMP_SEL(mclk1_0, MCLKPLL_CTRL3, 12, 0x3, a9_mclk1_0_parents); +static A9_COMP_DIV(mclk1_0, MCLKPLL_CTRL3, 10, 1); +static A9_COMP_GATE(mclk1_0, MCLKPLL_CTRL3, 8); + +static struct clk_regmap a9_mclk1_1_pll = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 16, + .width = 3, + .table = a9_pll_od_table, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk1_1_pll", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk1_pll_dco.hw + }, + .num_parents = 1, + }, +}; + +static struct clk_regmap a9_mclk1_1_pre = { + .data = &(struct clk_regmap_div_data) { + .offset = MCLKPLL_CTRL3, + .shift = 19, + .width = 5, + .flags = CLK_DIVIDER_MAX_AT_ZERO, + }, + .hw.init = &(struct clk_init_data) { + .name = "mclk1_1_pre", + .ops = &clk_regmap_divider_ops, + .parent_hws = (const struct clk_hw *[]) { + &a9_mclk1_1_pll.hw + }, + .num_parents = 1, + .flags = CLK_SET_RATE_PARENT, + }, +}; + +static const struct clk_parent_data a9_mclk1_1_parents[] = { + { .hw = &a9_mclk1_1_pre.hw }, + { .fw_name = "in0" }, + { .fw_name = "in1" }, + { .fw_name = "in2" } +}; + +static A9_COMP_SEL(mclk1_1, MCLKPLL_CTRL3, 28, 0x3, a9_mclk1_1_parents); +static A9_COMP_DIV(mclk1_1, MCLKPLL_CTRL3, 26, 1); +static A9_COMP_GATE(mclk1_1, MCLKPLL_CTRL3, 24); + +static struct clk_hw *a9_gp0_hw_clks[] = { + [CLKID_GP0_IN_DIV2_DIV] = &a9_gp0_in_div2_div.hw, + [CLKID_GP0_IN_DIV2] = &a9_gp0_in_div2.hw, + [CLKID_GP0_PLL_DCO] = &a9_gp0_pll_dco.hw, + [CLKID_GP0_PLL] = &a9_gp0_pll.hw, +}; + +static struct clk_hw *a9_hifi0_hw_clks[] = { + [CLKID_HIFI0_IN_DIV2_DIV] = &a9_hifi0_in_div2_div.hw, + [CLKID_HIFI0_IN_DIV2] = &a9_hifi0_in_div2.hw, + [CLKID_HIFI0_PLL_DCO] = &a9_hifi0_pll_dco.hw, + [CLKID_HIFI0_PLL] = &a9_hifi0_pll.hw, +}; + +static struct clk_hw *a9_hifi1_hw_clks[] = { + [CLKID_HIFI1_IN_DIV2_DIV] = &a9_hifi1_in_div2_div.hw, + [CLKID_HIFI1_IN_DIV2] = &a9_hifi1_in_div2.hw, + [CLKID_HIFI1_PLL_DCO] = &a9_hifi1_pll_dco.hw, + [CLKID_HIFI1_PLL] = &a9_hifi1_pll.hw, +}; + +static struct clk_hw *a9_mclk0_hw_clks[] = { + [CLKID_MCLK0_IN_DIV2] = &a9_mclk0_in_div2.hw, + [CLKID_MCLK0_PLL_DCO] = &a9_mclk0_pll_dco.hw, + [CLKID_MCLK0_0_PLL] = &a9_mclk0_0_pll.hw, + [CLKID_MCLK0_0_PRE] = &a9_mclk0_0_pre.hw, + [CLKID_MCLK0_0_SEL] = &a9_mclk0_0_sel.hw, + [CLKID_MCLK0_0_DIV] = &a9_mclk0_0_div.hw, + [CLKID_MCLK0_0] = &a9_mclk0_0.hw, + [CLKID_MCLK0_1_PLL] = &a9_mclk0_1_pll.hw, + [CLKID_MCLK0_1_PRE] = &a9_mclk0_1_pre.hw, + [CLKID_MCLK0_1_SEL] = &a9_mclk0_1_sel.hw, + [CLKID_MCLK0_1_DIV] = &a9_mclk0_1_div.hw, + [CLKID_MCLK0_1] = &a9_mclk0_1.hw, +}; + +static struct clk_hw *a9_mclk1_hw_clks[] = { + [CLKID_MCLK1_IN_DIV2] = &a9_mclk1_in_div2.hw, + [CLKID_MCLK1_PLL_DCO] = &a9_mclk1_pll_dco.hw, + [CLKID_MCLK1_0_PLL] = &a9_mclk1_0_pll.hw, + [CLKID_MCLK1_0_PRE] = &a9_mclk1_0_pre.hw, + [CLKID_MCLK1_0_SEL] = &a9_mclk1_0_sel.hw, + [CLKID_MCLK1_0_DIV] = &a9_mclk1_0_div.hw, + [CLKID_MCLK1_0] = &a9_mclk1_0.hw, + [CLKID_MCLK1_1_PLL] = &a9_mclk1_1_pll.hw, + [CLKID_MCLK1_1_PRE] = &a9_mclk1_1_pre.hw, + [CLKID_MCLK1_1_SEL] = &a9_mclk1_1_sel.hw, + [CLKID_MCLK1_1_DIV] = &a9_mclk1_1_div.hw, + [CLKID_MCLK1_1] = &a9_mclk1_1.hw, +}; + +static const struct meson_clkc_data a9_gp0_data = { + .hw_clks = { + .hws = a9_gp0_hw_clks, + .num = ARRAY_SIZE(a9_gp0_hw_clks), + }, +}; + +static const struct meson_clkc_data a9_hifi0_data = { + .hw_clks = { + .hws = a9_hifi0_hw_clks, + .num = ARRAY_SIZE(a9_hifi0_hw_clks), + }, +}; + +static const struct meson_clkc_data a9_hifi1_data = { + .hw_clks = { + .hws = a9_hifi1_hw_clks, + .num = ARRAY_SIZE(a9_hifi1_hw_clks), + }, +}; + +static const struct meson_clkc_data a9_mclk0_data = { + .hw_clks = { + .hws = a9_mclk0_hw_clks, + .num = ARRAY_SIZE(a9_mclk0_hw_clks), + }, +}; + +static const struct meson_clkc_data a9_mclk1_data = { + .hw_clks = { + .hws = a9_mclk1_hw_clks, + .num = ARRAY_SIZE(a9_mclk1_hw_clks), + }, +}; + +static const struct of_device_id a9_pll_clkc_match_table[] = { + { .compatible = "amlogic,a9-gp0-pll", .data = &a9_gp0_data, }, + { .compatible = "amlogic,a9-hifi0-pll", .data = &a9_hifi0_data, }, + { .compatible = "amlogic,a9-hifi1-pll", .data = &a9_hifi1_data, }, + { .compatible = "amlogic,a9-mclk0-pll", .data = &a9_mclk0_data, }, + { .compatible = "amlogic,a9-mclk1-pll", .data = &a9_mclk1_data, }, + {} +}; +MODULE_DEVICE_TABLE(of, a9_pll_clkc_match_table); + +static struct platform_driver a9_pll_clkc_driver = { + .probe = meson_clkc_mmio_probe, + .driver = { + .name = "a9-pll-clkc", + .of_match_table = a9_pll_clkc_match_table, + }, +}; +module_platform_driver(a9_pll_clkc_driver); + +MODULE_DESCRIPTION("Amlogic A9 PLL Clock Controller Driver"); +MODULE_AUTHOR("Jian Hu "); +MODULE_LICENSE("GPL"); +MODULE_IMPORT_NS("CLK_MESON"); -- 2.47.1