Devicetree
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: phucduc.bui@gmail.com
Cc: krzk+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org,
	conor+dt@kernel.org, wsa+renesas@sang-engineering.com
Subject: Re: [PATCH v3 10/10] ASoC: renesas: fsi: Add SPU clock control in hw_startup/shutdown
Date: Mon, 11 May 2026 23:58:37 +0000	[thread overview]
Message-ID: <20260511235838.4109FC2BCB0@smtp.kernel.org> (raw)
In-Reply-To: <20260510084303.122426-11-phucduc.bui@gmail.com>

Thank you for your contribution! Sashiko AI review found 6 potential issue(s) to consider:
- [High] Unreachable SPU clock disable logic for clock masters leads to resource leak.
- [High] Shared use of `spu_count` for both clock preparation and enablement causes API violations and clock state corruption.
- [High] Missing rollback of SPU clock enablement on error path causes resource leak.
- [High] Unhandled error in `__fsi_resume` leads to system hang if clock enable fails.
- [Medium] Unprotected read of `spu_count` causes a data race.
- [Low] Misleading indentation in `fsi_hw_startup()`.
--

commit f4667d95bec52234e1ed11e120e67be3aae15efd
Author: bui duc phuc <phucduc.bui@gmail.com>

ASoC: renesas: fsi: Add SPU clock control in hw_startup/shutdown

This commit enables and disables the SPU clock in fsi_hw_startup()
and fsi_hw_shutdown() to prevent system hangs caused by hardware
register accesses while the clock is disabled.

> diff --git a/sound/soc/renesas/fsi.c b/sound/soc/renesas/fsi.c
> index c3ac8b30f342b..5307085c06158 100644
> --- a/sound/soc/renesas/fsi.c
> +++ b/sound/soc/renesas/fsi.c
> @@ -1579,6 +1579,19 @@ static int fsi_hw_startup(struct fsi_priv *fsi,
>  			  struct device *dev)
>  {
>  	u32 data = 0;
> +	int ret;
> +
> +	/* enable spu clock */
> +	if (fsi->master->clk_spu) {
> +		scoped_guard(spinlock_irqsave, &fsi->master->lock) {
> +			if (fsi->master->spu_count == 0) {
> +				ret = clk_enable(fsi->master->clk_spu);
> +				if (ret < 0)
> +					return ret;

If clk_enable() fails and returns an error here, how does __fsi_resume()
handle it? Looking at __fsi_resume(), it ignores the return value of
fsi_hw_startup() and unconditionally calls fsi_stream_start().

Could this attempt to access hardware registers and trigger a system hang if
the SPU clock failed to enable?

> +			}
> +				fsi->master->spu_count++;

This isn't a bug, but the indentation of fsi->master->spu_count++ makes it
appear as though it is conditionally executed inside the if block.

Does reusing fsi->master->spu_count here conflict with its use in
fsi_clk_prepare() and fsi_clk_unprepare()?

Since fsi_clk_prepare() checks spu_count without the fsi->master->lock,
could concurrent stream operations cause a data race?

Also, consider this sequence with concurrent streams:

Stream 1 opens: spu_count is 0, calls clk_prepare()
Stream 1 starts: spu_count is 0, calls clk_enable(), spu_count becomes 1
Stream 2 opens: spu_count is 1, skips clk_prepare()
Stream 1 stops: spu_count drops to 0, calls clk_disable()
Stream 1 closes: spu_count is 0, calls clk_unprepare()
Stream 2 starts: spu_count is 0, calls clk_enable()

Will Stream 2 try to call clk_enable() on an unprepared clock? Could a
separate counter be used for enablement to avoid breaking the clock state
machine?

> +		}
> +	}

[ ... ]

>  	/* start master clock */
>  	if (fsi_is_clk_master(fsi))
>  		return fsi_clk_enable(dev, fsi);

If fsi_clk_enable() fails here, does this code leak the SPU clock enablement?

Since the function returns the error directly, is there a need to call
clk_disable(fsi->master->clk_spu) and decrement fsi->master->spu_count
before returning?

>  
>  	return 0;
>  }
> @@ -1636,6 +1649,12 @@ static int fsi_hw_shutdown(struct fsi_priv *fsi,
>  	/* stop master clock */
>  	if (fsi_is_clk_master(fsi))
>  		return fsi_clk_disable(dev, fsi);
> +	if (fsi->master->clk_spu) {
> +		scoped_guard(spinlock_irqsave, &fsi->master->lock) {
> +			if (--fsi->master->spu_count == 0)
> +				clk_disable(fsi->master->clk_spu);
> +		}
> +	}
>  
>  	return 0;
>  }

Does this bypass the SPU clock disable logic entirely when the FSI device
operates as a clock master?

Since fsi_clk_disable() returns directly, it looks like fsi->master->clk_spu
is never disabled and fsi->master->spu_count remains unbalanced.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260510084303.122426-1-phucduc.bui@gmail.com?part=10

      reply	other threads:[~2026-05-11 23:58 UTC|newest]

Thread overview: 31+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-10  8:42 [PATCH v3 00/10] ASoC: renesas: fsi: Fix system hang by adding SPU clock phucduc.bui
2026-05-10  8:42 ` [PATCH v3 01/10] ASoC: dt-bindings: renesas,fsi: add support multiple clocks phucduc.bui
2026-05-11  7:30   ` Geert Uytterhoeven
2026-05-11 10:25     ` Bui Duc Phuc
2026-05-11 20:45   ` sashiko-bot
2026-05-12  6:42     ` Bui Duc Phuc
2026-05-10  8:42 ` [PATCH v3 02/10] arm: dts: renesas: r8a7740: Add clocks for FSI phucduc.bui
2026-05-11 22:03   ` sashiko-bot
2026-05-10  8:42 ` [PATCH v3 03/10] ASoC: renesas: fsi: Fix trigger stop ordering phucduc.bui
2026-05-11 22:44   ` sashiko-bot
2026-05-10  8:42 ` [PATCH v3 04/10] ASoC: renesas: fsi: Fix register access from in-flight IRQ after shutdown phucduc.bui
2026-05-11  1:52   ` Kuninori Morimoto
2026-05-11 23:22   ` sashiko-bot
2026-05-10  8:42 ` [PATCH v3 05/10] ASoC: renesas: fsi: Move fsi_clk_init() phucduc.bui
2026-05-10  8:42 ` [PATCH v3 06/10] ASoC: renesas: fsi: Add shared SPU clock support phucduc.bui
2026-05-11  1:56   ` Kuninori Morimoto
2026-05-12  3:09     ` Bui Duc Phuc
2026-05-10  8:43 ` [PATCH v3 07/10] ASoC: renesas: fsi: refactor clock initialization phucduc.bui
2026-05-10 12:30   ` Mark Brown
2026-05-11  1:59   ` Kuninori Morimoto
2026-05-11 10:21     ` Bui Duc Phuc
2026-05-11 23:47   ` sashiko-bot
2026-05-10  8:43 ` [PATCH v3 08/10] ASoC: renesas: fsi: add fsi_clk_prepare/unprepare() phucduc.bui
2026-05-11  2:03   ` Kuninori Morimoto
2026-05-11 23:44   ` sashiko-bot
2026-05-10  8:43 ` [PATCH v3 09/10] ASoC: renesas: fsi: Use clock prepare handling in startup/shutdown phucduc.bui
2026-05-11  2:04   ` Kuninori Morimoto
2026-05-11 10:22     ` Bui Duc Phuc
2026-05-12  0:09   ` sashiko-bot
2026-05-10  8:43 ` [PATCH v3 10/10] ASoC: renesas: fsi: Add SPU clock control in hw_startup/shutdown phucduc.bui
2026-05-11 23:58   ` sashiko-bot [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260511235838.4109FC2BCB0@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=phucduc.bui@gmail.com \
    --cc=robh@kernel.org \
    --cc=sashiko@lists.linux.dev \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox