From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f45.google.com (mail-pj1-f45.google.com [209.85.216.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2DBEA3793BF for ; Tue, 12 May 2026 02:49:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778554156; cv=none; b=bzbvjfh7KnyFHA7r90FLDwZng4UIDvf5Q3+tHe2ZYPAjNmMrbWq+1uA3201nmuvzknvKzSIfE0zmSOU/4VjKB5Cp3fVFxjBQNn3sUnl65DfXXUYHU1UZ+e5N7H/GisDh8Frs7me043GRMxrNcAkd1lMOWz6oSo0L/QDRqloHew4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778554156; c=relaxed/simple; bh=3beTMaNbdoR+54hqmfREYHI0p3HG8qixhJD98uWeMDA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Q6PGsflz8qOURGz5stYMV/9J5wuzXis98o+C2DigiGWvqvZFm26/2ZivYuhvL/c7EIn4+vWRzBNDBUDqiSrJrhmIIBz1dbMueiC+4HBhuL5qlSDP7MJQeObYLisVhtiNtRlzGf0BVTLLM9SEpQVYUAORkNIPg3f5mJqEI0oFyuw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=d9J7f9fJ; arc=none smtp.client-ip=209.85.216.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="d9J7f9fJ" Received: by mail-pj1-f45.google.com with SMTP id 98e67ed59e1d1-362e50b4641so2986231a91.0 for ; Mon, 11 May 2026 19:49:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778554153; x=1779158953; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=zPHa6Agzy1CClNZP307eBIa+jAOQbdPXd+dwL+YOTPg=; b=d9J7f9fJf1CZ0yaPYVRAicmXTYfCDnI/xX0PH4l3SMF3LYaygqKIRZvMWJgEfcYhoo 1rebz736r4Yz+1GQ6mfygDONfrDWOjNt4Xx+reaF8A3cUkpQwr6n5mBh8X20dSsJB9/G gz2i9+ckqt0L1NrI7zzl+/543XQY1OEkpqPst5F4fUiiQ39888SthNyAxOOGI2zsai2S p+ntBk6E84nAQMx42HbBRSgzYJCJXUfod3/xHUuFy2Mq7cT8KRE9aT7DhVntMuzaoIaE 0PcGBlPGe/sIqUNGCH3Z9kzyNYomXeiZ0sdrOraafrZarxydrCaifw67XZT22b3P/CPF oEMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778554153; x=1779158953; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=zPHa6Agzy1CClNZP307eBIa+jAOQbdPXd+dwL+YOTPg=; b=XW6/Uu75KQDC5fbPgc6/9zp2tihhDD+xHatXzsghBJ5DUbyzVFAH530uz3VqRX5Snm JMbot5xe9SSxfNAEpF45zvjUMHijy/jBzXUArB9F71C+waoc7xyrlIRU/HFTXDsVHisw OD159gz2jyrlKI5J4zSoRtptP1Kaw7iS00KxFyRiBRwW7+/x5la/wY2JuVG2rzmyElgp 6CPBiNuHrzQdXbiyUoN8brVP1DwhsAgnIDwqkJDEx/z4kqcCquB0CsMNGE4dCthqujRG 8xRdd9BWHGXFiWTng4G/TQKQDVoH2bvynMX0FWFaAiA4rD+P4QCcZRJMaadFba7hGT6r arRg== X-Forwarded-Encrypted: i=1; AFNElJ+PIoNVYf0scmx/juw6qw/sqS3MrsURApdRGqx2smjaA0rMJCG90307+Zu5Kr8iQW8uZFW/Pn8tTTR7@vger.kernel.org X-Gm-Message-State: AOJu0Yz+TFpd8qPjPXnC/LL+jFkZyfYClCA72itAIYZj49PGiPGH+pki GpM6bfnnc50OOUKdjf1ztCbGXQV7kep90FTwqJddSvFqI15yyc/YJMo7 X-Gm-Gg: Acq92OGhcWg+hLkkF9kUpOkopsK4SEJBx2/9APr+XD7divGNYbYGTxndUH0pYQi3Vso bL7zgwt3uIZZX/h40qxYEe0uVaSfTxzpowliRekfdiRwvi8sE1Qx49aLFsqPxV6WEpkwxh6pH35 pFu+xhdltz9kLN6xS3FjOmW36v7OnhXcXhDUS5sfaZRECuJPUzLm+iXXBlgrCFfh0gJM5aoOwCd vryoTwf85mjo/MkVYoTPhMeJOMwjJ5/recBYPA9u1FpnRFd53NC4n3NmhSZM0r99bk8NPq2WnBL ZEbZuXmKQvWeYpK14BGX4wT3jhweBctfcsWZQjxo+BLiHEKQSFhirZzMG//m6A0Z6qz39Q1JfE6 OHue6dlnfbR+8pbLXyrSv6ub7vQRWQuUlV6lH6X8Vf+fOhRsNB5FMODRp4yJq2Xp0y+VXdZwxey eDQ8POK4uJSXOuCCV6YhlXYXTTlIsfNowjSegbYr+txeebUFSzJcJF0UuV3b+IoCJU2RJxzBRw X-Received: by 2002:a17:90a:1001:b0:368:78da:803 with SMTP id 98e67ed59e1d1-36878da159fmr3395240a91.12.1778554153407; Mon, 11 May 2026 19:49:13 -0700 (PDT) Received: from chaitanya-virtualbox.. ([103.249.241.52]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2baf1e690c4sm118619185ad.57.2026.05.11.19.49.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 May 2026 19:49:12 -0700 (PDT) From: Chaitanya Sabnis To: andi.shyti@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, brgl@kernel.org Cc: linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chaitanya Sabnis , kernel test robot Subject: [PATCH v2] dt-bindings: i2c: convert davinci i2c to dt-schema Date: Tue, 12 May 2026 08:18:51 +0530 Message-ID: <20260512024851.4792-1-chaitanya.msabnis@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Convert the Texas Instruments DaVinci and Keystone I2C controller bindings from legacy text format to modern dt-schema (YAML). During the conversion, the `interrupts` property was made required to match the strict requirement in the driver probe function. The custom `ti,has-pfunc` and `power-domains` properties were also properly defined to match SoC-specific hardware features. Signed-off-by: Chaitanya Sabnis Reviewed-by: Rob Herring (Arm) Reported-by: kernel test robot Closes: https://lore.kernel.org/oe-kbuild-all/202605120133.lQ1F3qlY-lkp@intel.com/ --- Changes in v2: - Updated MAINTAINERS file to point to the new ti,davinci-i2c.yaml file instead of the deleted .txt file. .../devicetree/bindings/i2c/i2c-davinci.txt | 43 ------------- .../bindings/i2c/ti,davinci-i2c.yaml | 62 +++++++++++++++++++ MAINTAINERS | 2 +- 3 files changed, 63 insertions(+), 44 deletions(-) delete mode 100644 Documentation/devicetree/bindings/i2c/i2c-davinci.txt create mode 100644 Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml diff --git a/Documentation/devicetree/bindings/i2c/i2c-davinci.txt b/Documentation/devicetree/bindings/i2c/i2c-davinci.txt deleted file mode 100644 index 6590501c53d4..000000000000 --- a/Documentation/devicetree/bindings/i2c/i2c-davinci.txt +++ /dev/null @@ -1,43 +0,0 @@ -* Texas Instruments Davinci/Keystone I2C - -This file provides information, what the device node for the -davinci/keystone i2c interface contains. - -Required properties: -- compatible: "ti,davinci-i2c" or "ti,keystone-i2c"; -- reg : Offset and length of the register set for the device -- clocks: I2C functional clock phandle. - For 66AK2G this property should be set per binding, - Documentation/devicetree/bindings/clock/ti,sci-clk.yaml - -SoC-specific Required Properties: - -The following are mandatory properties for Keystone 2 66AK2G SoCs only: - -- power-domains: Should contain a phandle to a PM domain provider node - and an args specifier containing the I2C device id - value. This property is as per the binding, - Documentation/devicetree/bindings/soc/ti/sci-pm-domain.yaml - -Recommended properties : -- interrupts : standard interrupt property. -- clock-frequency : desired I2C bus clock frequency in Hz. -- ti,has-pfunc: boolean; if defined, it indicates that SoC supports PFUNC - registers. PFUNC registers allow to switch I2C pins to function as - GPIOs, so they can be toggled manually. - -Example (enbw_cmc board): - i2c@1c22000 { - compatible = "ti,davinci-i2c"; - reg = <0x22000 0x1000>; - clock-frequency = <100000>; - interrupts = <15>; - interrupt-parent = <&intc>; - #address-cells = <1>; - #size-cells = <0>; - - dtt@48 { - compatible = "national,lm75"; - reg = <0x48>; - }; - }; diff --git a/Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml b/Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml new file mode 100644 index 000000000000..89c639d023a3 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml @@ -0,0 +1,62 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/ti,davinci-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments DaVinci/Keystone I2C + +maintainers: + - Chaitanya Sabnis + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + enum: + - ti,davinci-i2c + - ti,keystone-i2c + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + + ti,has-pfunc: + description: + Indicates that the SoC supports PFUNC registers, allowing I2C pins + to function as GPIOs for manual toggling. + type: boolean + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + i2c@1c22000 { + compatible = "ti,davinci-i2c"; + reg = <0x01c22000 0x1000>; + clocks = <&i2c_clk>; + clock-frequency = <100000>; + interrupts = <15>; + #address-cells = <1>; + #size-cells = <0>; + + sensor@48 { + compatible = "national,lm75"; + reg = <0x48>; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index bc3bcc641663..50a11a8d71a2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -26396,7 +26396,7 @@ M: Bartosz Golaszewski L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained T: git git://git.kernel.org/pub/scm/linux/kernel/git/brgl/linux.git -F: Documentation/devicetree/bindings/i2c/i2c-davinci.txt +F: Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml F: arch/arm/boot/dts/ti/davinci/ F: arch/arm/mach-davinci/ F: drivers/i2c/busses/i2c-davinci.c -- 2.43.0