From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 34CDD47A0A1 for ; Wed, 13 May 2026 15:28:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778686085; cv=none; b=QGB08Yiwq5zEsVucs/gOvB39Z6LuMrlGNghkXtCLAAklUyut+ft3F1rwGVlddbwk1fc9A/jYJXfO9iz2GQjqS8W0rKgb8PfFuEXqjq9EbhH5+pUfVbzSJKNonFIzteUiYK8kHgubI7yjhmPkTtpGw2HrZhf1kv2rxpvtCBCja98= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778686085; c=relaxed/simple; bh=4pHAiCPa/I4+70l4WTTxBfo7ZLYJXjIsYdQ2M+8BWJg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IydtN55eR9Bi76WOqp6+UMRy+CGob7hENm4DlPuo3BpqQJr0gneEZv9yyABJpmBhlVNMv0SAmYCGOQ04eYIj/aSxm1bMkx7QTzFAlouDFVHMTSKOry+PKDIzpvU/VAZwL3PqAmKhTofOvUzphRtMdoTKVt7c+hS0ZV0PP7AW24I= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Q6vaBLC9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FTKweZBB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Q6vaBLC9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FTKweZBB" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64DF0CvB3474958 for ; Wed, 13 May 2026 15:28:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yB6RmntczqRFUMYtWGGfsH29TNbbMgoNZLAW4MMdSzo=; b=Q6vaBLC9Q5RyNtb6 EcVgfERi3pa3bddoaQvnjIRvFdK80K7jrtX8Fau+FiMlDGCstKUV0Suz8lSYTv1f CIQfuOtVdwXdPKh+4G8QF5imNQ1hJe1I6ayDDjAAWaOhcnt3SgBI9/hNAtkVoQ4I RDDhV6HZ7C0GF7LgTSldz+6J28/1Z3n3/A42WrdQL3kpIHyGnmw9yE7m0/0A8Y+5 9KBujGKvtbXAYLDdQjmD+53dhWXG7b0HXzCclOIEAueQN6z9dODF94bZ5yavGu4U eYCnyRCgtgW5K+eZt33Y6n+7cHEJ5fivsRVQluuH1WSIiqe4NwqF/fL5d547uCC9 klBZgA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e4p419jft-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 13 May 2026 15:28:03 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2ba054e0304so59305325ad.0 for ; Wed, 13 May 2026 08:28:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778686082; x=1779290882; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=yB6RmntczqRFUMYtWGGfsH29TNbbMgoNZLAW4MMdSzo=; b=FTKweZBBF/PXBhfv11RSGjOyxM8TvLMPYOjRddWKUN3XELK3Cozy/qg4vA4b2bb6A1 ovTl/pMX/KpjKrsRtJHA4em6XSnhz/+TqYguRsgALWJMRMa+HbVJRZs/G/AoJRy6ayJ2 K6psfF/9XZ+a78DrGqatdeiL8ZErFGhuYLtGiON2+bRWW1UUHubsvWzeAWvfc9e26pny eijuyae0u7YsdU/7qQtPkfPbXEjbgn0O0kyJ/rldVfONB4JGDGu6oEDGmkCq45b+HvFI WczgV/NzqLzdh4WU6LZ5pUL3LYntndvHnb5keeBC6h+e9wMbRtcuSkF9coymDQfKVm4N BUhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778686082; x=1779290882; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=yB6RmntczqRFUMYtWGGfsH29TNbbMgoNZLAW4MMdSzo=; b=NivMpxP2xDo/1vFihOPtZrMf/uf6uKNKSnRI2SALiuvOXGmsfQmpDuDm1/xC+VYg5H fsHA2il5nFJGZsw5BU4llQ/Mm4ZKwuwffSkgNS4RMBUkxZxy3UoPetlPj64l5N+RPHHs Eyt4pARCJpUqa73frgc0N++kGnkFpDq6t3XgA50xqRUMX+6g+kCcDtAoVYNZfEsbl/Fe haeR7Y3xq33F28qj0cC7ik5mPqwghCwpHJ9z3ixcJJ7imjSiqYJ6RoE/aUnShoitUBYq 3XCLTqQjy+L15TRVrwsyMatgT5aVbCGSFskDPKauQxuV7MOJcks9yFW4HZ110cS04FH3 JWvA== X-Forwarded-Encrypted: i=1; AFNElJ9jONkGfN/YzFCrn9uYn1nDYRpKK1dfz27PkIlTXKPFSyk2qXpeoro7/F4mF7hOkdSrH1HlvBq9GXQp@vger.kernel.org X-Gm-Message-State: AOJu0YwZ5bfF0NEj/CE38RkyCqe/h3Vd+/1S9vVyLCzt/pyPIWlIIyxY PQUVQ3AvRYL/vmbcgs6/d8LUf1nCJL8dqdybLuR+pIFYFXSo4Z6b6OKnIKHXXRZeWtIFib8Sh5Q xzQypioTZ+0pn37h7YSNlCqxJ7jZtHWYo5WguWG7BEKaNOdHafc4esut03dfs3gkU X-Gm-Gg: Acq92OHHuCA9t8r+xWzk8efHg0F/4In+ASgBj15Qkt/2qaJczcZZ6xFiGQ7jSt9blB4 F1XFIGmVvuumXSiqEtFLMouv1mc5WalHz6hAiIIEhy837xhiCRPo4cHUX80CFVoz8hSWHQ0kLRY N1SsLhspysDHoeKtHl66/8nWR/mg5MB8EbnkbWZzeFE1zo7IN/nODa53R2Uuo2v7bCoOzQOG6qG RF+YhD11aawwTxYPNcSOpgqi/1My82kyZ4hyqrXce3jL46YzKDSEgBz5o+3DCWrPQzmybUUwcSV c4A0w5TtQJGNlvElSqxeZdjwBeDxx9M4KaKnC/CGajXWYUVUHywol9o+TkYzuzy8fsCiZswLtCs WWwO1VctNegm4XcUET+fCAL4GNzq+t1G4scmvud3U95Jiig== X-Received: by 2002:a17:903:1786:b0:2b0:506b:e6f8 with SMTP id d9443c01a7336-2bd526ce854mr48315ad.5.1778686082017; Wed, 13 May 2026 08:28:02 -0700 (PDT) X-Received: by 2002:a17:903:1786:b0:2b0:506b:e6f8 with SMTP id d9443c01a7336-2bd526ce854mr47645ad.5.1778686081455; Wed, 13 May 2026 08:28:01 -0700 (PDT) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2baf1eafa62sm185042375ad.74.2026.05.13.08.27.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 May 2026 08:28:00 -0700 (PDT) From: Taniya Das Date: Wed, 13 May 2026 20:57:37 +0530 Subject: [PATCH v4 2/7] dt-bindings: clock: qcom: document the Eliza GPU Clock Controller Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260513-eliza_mm_cc_v2-v4-2-e61b5434e8d9@oss.qualcomm.com> References: <20260513-eliza_mm_cc_v2-v4-0-e61b5434e8d9@oss.qualcomm.com> In-Reply-To: <20260513-eliza_mm_cc_v2-v4-0-e61b5434e8d9@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Maxime Coquelin , Alexandre Torgue , Luca Weiss Cc: Ajit Pandey , Imran Shaik , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-Authority-Analysis: v=2.4 cv=df+wG3Xe c=1 sm=1 tr=0 ts=6a049883 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=eqSiwPykCNIpSPSkj8oA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTEzMDE1OCBTYWx0ZWRfX+if4hEo7mn3d qBzMQomq6UmkwJ2hh5W1Tuct4wZbsxzK45+sTt9S+rtSzDU6kZku2CT8FBqrpTMg0X1xgoW0PfF QB613N3AWVq846F5YEtXecC42BSrq2/A2iNwpNIb+F/v2wv1osRBp1pec/uD5s1Gt3iLflPteZF gJgf9Kv4KtIM8Sd4mLFKWGG7tFHI1891l/SOONi9C3Lu1CvP+b/aTlFKPl1Bq7dEv//KRhTAyeZ tE/em82Vm19QyROGaD/nhoYTpDm6NEbudtuIaK5egoJeBaPUlOcjn/3OOaH5yez++e2daXWknRb GABCLYjEicX5pPp0/cOQ9I0bjOUFlxI0UT1beH13TEXv+9o4JtM8chazp1kJ2Ch0aUj6PGiWxHB 1trtPNfZjN7Tk6MqwE5k54SM59uSY0Ruc4XN9Lun/yqoQY+NlbTbrM3Z38yN4yS5cFqgiNo+6f1 p58PQfFsKaLsVtH0nKg== X-Proofpoint-GUID: xU3AH6fhVklJgRT_8u0TeZDeI7WkYGK- X-Proofpoint-ORIG-GUID: xU3AH6fhVklJgRT_8u0TeZDeI7WkYGK- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-13_01,2026-05-13_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 clxscore=1015 impostorscore=0 phishscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605050000 definitions=main-2605130158 Add bindings documentation for the Eliza Graphics Clock Controller. Signed-off-by: Taniya Das --- .../bindings/clock/qcom,sm8450-gpucc.yaml | 3 ++ include/dt-bindings/clock/qcom,eliza-gpucc.h | 52 ++++++++++++++++++++++ 2 files changed, 55 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8450-gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8450-gpucc.yaml index fdbdf605ee695637512ce4f98c9b6fcfacb9154f..734bab762a30800bda94c726f48013679f9ec542 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8450-gpucc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8450-gpucc.yaml @@ -15,6 +15,7 @@ description: | domains on Qualcomm SoCs. See also: + include/dt-bindings/clock/qcom,eliza-gpucc.h include/dt-bindings/clock/qcom,glymur-gpucc.h include/dt-bindings/clock/qcom,kaanapali-gpucc.h include/dt-bindings/clock/qcom,milos-gpucc.h @@ -30,6 +31,7 @@ description: | properties: compatible: enum: + - qcom,eliza-gpucc - qcom,glymur-gpucc - qcom,kaanapali-gpucc - qcom,milos-gpucc @@ -71,6 +73,7 @@ allOf: compatible: contains: enum: + - qcom,eliza-gpucc - qcom,sm8750-gpucc then: required: diff --git a/include/dt-bindings/clock/qcom,eliza-gpucc.h b/include/dt-bindings/clock/qcom,eliza-gpucc.h new file mode 100644 index 0000000000000000000000000000000000000000..706e1c93240a8234dd8017ee181d19e58091fd6d --- /dev/null +++ b/include/dt-bindings/clock/qcom,eliza-gpucc.h @@ -0,0 +1,52 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_ELIZA_H +#define _DT_BINDINGS_CLK_QCOM_GPU_CC_ELIZA_H + +/* GPU_CC clocks */ +#define GPU_CC_AHB_CLK 0 +#define GPU_CC_CRC_AHB_CLK 1 +#define GPU_CC_CX_ACCU_SHIFT_CLK 2 +#define GPU_CC_CX_FF_CLK 3 +#define GPU_CC_CX_GMU_CLK 4 +#define GPU_CC_CXO_AON_CLK 5 +#define GPU_CC_CXO_CLK 6 +#define GPU_CC_DEMET_CLK 7 +#define GPU_CC_DEMET_DIV_CLK_SRC 8 +#define GPU_CC_FF_CLK_SRC 9 +#define GPU_CC_FREQ_MEASURE_CLK 10 +#define GPU_CC_GMU_CLK_SRC 11 +#define GPU_CC_GPU_SMMU_VOTE_CLK 12 +#define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 13 +#define GPU_CC_HUB_AON_CLK 14 +#define GPU_CC_HUB_CLK_SRC 15 +#define GPU_CC_HUB_CX_INT_CLK 16 +#define GPU_CC_MEMNOC_GFX_CLK 17 +#define GPU_CC_MND1X_0_GFX3D_CLK 18 +#define GPU_CC_MND1X_1_GFX3D_CLK 19 +#define GPU_CC_PLL0 20 +#define GPU_CC_PLL1 21 +#define GPU_CC_SLEEP_CLK 22 +#define GPU_CC_XO_CLK_SRC 23 +#define GPU_CC_XO_DIV_CLK_SRC 24 + +/* GPU_CC power domains */ +#define GPU_CC_CX_GDSC 0 +#define GPU_CC_GX_GDSC 1 + +/* GPU_CC resets */ +#define GPU_CC_ACD_BCR 0 +#define GPU_CC_CB_BCR 1 +#define GPU_CC_CX_BCR 2 +#define GPU_CC_FAST_HUB_BCR 3 +#define GPU_CC_FF_BCR 4 +#define GPU_CC_GFX3D_AON_BCR 5 +#define GPU_CC_GMU_BCR 6 +#define GPU_CC_GX_BCR 7 +#define GPU_CC_RBCPR_BCR 8 +#define GPU_CC_XO_BCR 9 + +#endif -- 2.34.1