From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE642478851 for ; Fri, 15 May 2026 10:56:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778842619; cv=none; b=fVbs28eWVEtj5GWGSkwyfPBh3T3FHgPbhIasxxOb3SjOCufTTSz+NPT89JYgmaXaHBOi74E+NzHrBmENx8vIiZQHW4JTYYasg2KoVeTJpjkFh6CXu9kjCzBB8T83Fr2Im40U3upfjD9m0bdBVFsXv190bAX42DVC83VIPgrH9Yo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778842619; c=relaxed/simple; bh=VzHnsFGqGjwV+IDfYsDqSu9J90gdVOI884vxXv23cYk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BkR3TEXWKHayjsTNGpVj6dISdjsd1asLRReFuNN3AmQQt7u/hAzJ4irhIwwdykjQhP5DRMlCf5+p972mkYIGfmgOXuMJk3RoFBKfqcZzpHGGdFgROktZpcO9Iw7L058th6Pt0mntQ/UP1dy5SC8VPygMyig2SD4cJQFvIktBO2Y= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Rcs0lINl; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=QzL5DBZ/; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Rcs0lINl"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="QzL5DBZ/" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64F5I4ZL654903 for ; Fri, 15 May 2026 10:56:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= SbCGYTJ9XgtrEdhTeKYZEhpo7oEx0nJTLTNraTLBcOo=; b=Rcs0lINlO48sySOF aeZUCq1fLxuYrm+qzRbzPL2pWUwEju3xPcfxKdvOgsMxJVXbE3mmQSfaj810ocD6 5nawX1zPq/oQnVz4qMVTDRDpO/ClJQ+z5zVUXdearZqJeCQQsZUjuvw0N0yg1h6A y5VubdbfTpBMmVJbe1xeSVIttUFJcDYxsDCbmzBdeOViPaIhcbLFdzaK8VW8+Lnf hQleiJ9Jvqx4Bis2lMTaRzYYZRMHTriPSlX/IK37nyynfDy6s9qUkhZLs/QiVd+l RMetx5/DVhFzWfUAw2wjkF399uPXKcPvzXoc5lg9IABPxeqyHzdR8zbqchV/AVu0 8kvUsw== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e5m1pu04u-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 15 May 2026 10:56:57 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-5104b861649so271514211cf.1 for ; Fri, 15 May 2026 03:56:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778842616; x=1779447416; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=SbCGYTJ9XgtrEdhTeKYZEhpo7oEx0nJTLTNraTLBcOo=; b=QzL5DBZ/xOLiFU7uANWxuiHabB6XWFqMm9hzh/ov7/Joc0gTtEgkCGKutKJUpjpjGv pvbv3LCKC7BXYkrO6W14tA4G0rTGnusnjvnTOzKedNCGP1b8H+Jtk/89/vQIsOstDAUA sjraQJjXsZQcSf9qpKKwSmMvJAEov+7dfficJ3QQk+fpJvFzuk4hhzwqdDRIJ9FQ9WGd Cn7xQOJN0F2uhrdhMtwS+E3oskieFAZGrQRTn+twyQQuHQHRlIMfmSTij208/ZB2yLiN LuK69KBzbGbaTMs1SZw3xKlK3Niipbwm+zr0rmkGHDO29ceXtyfzmJJ5NlY6odOUXDlR UbDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778842616; x=1779447416; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=SbCGYTJ9XgtrEdhTeKYZEhpo7oEx0nJTLTNraTLBcOo=; b=OFeXEFN2d6jpF5GtTxkPTH02dF77W1MvEZST0ahHXiH4pYXIjUMysB/NsmmHohpnxJ 294l5hwHNONoDaKfC+sU62cbgU54NCSZTWvWvkCUIoFC4C1k3T2b3tYN+/c5Uj+XFB1g 0ku0Vw3X4wD55Cxa5ET4UqBXNvtXnUQxU335seaACiDKq1shnHA/ckyabXVkQItRWxSn WyOy5YRBBpb9BEQoxvNRSvJPe2XdalL6kfRgzuMGoh1KlAAceDekCKBsEIr640RaVLUn PLWcOjVa/ZT3TJiL90eI1jFGo0HUhA3XuEE7ki+7TQte5ez8Vb6V1/Ixp9FWGLDKrCPZ 1tYg== X-Forwarded-Encrypted: i=1; AFNElJ958AANzOwYlrT3cgLnGkJdMtyXltDIGfovoSq4VMstE+5YBxfXOcHxwwJA6YyezZ+ZYs3MfQWM17Uj@vger.kernel.org X-Gm-Message-State: AOJu0YyHwQSFuBAwq3dvJe0PR6N8kTz/SkI5yiFKITtyOPUkDAqbu4Gx JYYON8L9d0c7yyRKu8ptsuD/MuHCA7iOfZLoanaJv9iTLzvvuoinEsm6jXFZbDFFWe1xznYTHIH +VLaOx9osZ8GEH0r9WQsn+8BrONvDlmH39EQzWPQRMC49mnNO/k1JBrH3J5xfZjls X-Gm-Gg: Acq92OGxB32WAyje1zKnZuB3d+i5Rd1Cq6H5T2Z9H7GaS3cAuZYlJjsm1tfcp9EscuZ T0u5dGFMrJIu8qZVbwdFYg6h6A1/YUAKUhyew72GTKAw6Lu6LpPrz65/R7tdu38Xn0hDz9/MVJb 5CcM/k5z3cwz4EXeTxszaVc31i6QWAlBicY1AYf1bA+UJ/VtkFLuNIF+KY7rgUcQIs/2tpGWBYz 90VfmdgB/b+Cxt8c+uz1cau3TmPAgaPUanrdrd+O9qYEXHVbg3GSkR+VTCuO0RTP/jqO1d3TUZU 9NGC85Ptl0h1iM6VmQny9+MYuo8Lpc/S3Cgd4lES/3MZi69AKgK2WJLt2pMRfCkYGsC5OGpeKby DWB6WDTGIZ9CYBdL3DRUSw6qzm3rrOGVSYjlYtwI7NJ2uL2m1Gs3sTTF0gTAfNHRwr7w/6eIjlX /dvLYh/KMjYPxr3GZXUahKlswnjiC/9aGDY6U= X-Received: by 2002:a05:622a:30f:b0:50d:9f33:9a5 with SMTP id d75a77b69052e-5165a02c2b1mr47566081cf.23.1778842616060; Fri, 15 May 2026 03:56:56 -0700 (PDT) X-Received: by 2002:a05:622a:30f:b0:50d:9f33:9a5 with SMTP id d75a77b69052e-5165a02c2b1mr47565681cf.23.1778842615541; Fri, 15 May 2026 03:56:55 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a91e2b6db9sm1240195e87.84.2026.05.15.03.56.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 May 2026 03:56:54 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 15 May 2026 13:56:37 +0300 Subject: [PATCH v7 3/6] arm64: dts: qcom: sc8280xp: Add Iris core Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260515-iris-sc8280xp-v7-3-2e21f6db1897@oss.qualcomm.com> References: <20260515-iris-sc8280xp-v7-0-2e21f6db1897@oss.qualcomm.com> In-Reply-To: <20260515-iris-sc8280xp-v7-0-2e21f6db1897@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Bryan O'Donoghue , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Abhinav Kumar , Bjorn Andersson , David Heidelberg , Stanimir Varbanov Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio , Johan Hovold , Bryan O'Donoghue , Konrad Dybcio X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=4751; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=TuvevisC6NgIoFbLRdku2jdxwJ91bZ+rBxKii6P1RQo=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQxbb749tqaYuEV8mBaV9EbdcnSl9fLWVdLvg5RsMS++nV jm4r9rRyWjMwsDIxSArpsjiU9AyNWZTctiHHVPrYQaxMoFMYeDiFICJ6Kiy/7OJUGg7uKPrK9sJ LzaH/n6WWR5JM7iC1nwUzTJq4J/3UqHsxWzfZH2VsoR4q7q5KTqHN/6rZTkjY+e7OWu5vmhgnHb f9+wFJbHRSku9BFZYtH0TlORV/LS14mluXu/bWJZCK5dNWy+HJsx8OVePcR2Xdw9Xc9S1a9N+3X l/59kufvZFOxmj3ugF95+PetDZvG4t89t9U567vRN//uiQlcnnRn52fp8A/hn6Ux5NkvY2zXqX/ GpvWqL2QfaUU4USzvnC95qPxy6smiO1PL+k4cYdtm1yshLXi/NnfJCK2q7/+my97HHbb3HFi2pW qxaFBCYX3WBVMjjx2WbacqY3PWIiZ5OPOrdaiq9S1ZwPAA== X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: _Ya_9A4a-bybu9INnHDwwb2cxyfLK-oV X-Proofpoint-ORIG-GUID: _Ya_9A4a-bybu9INnHDwwb2cxyfLK-oV X-Authority-Analysis: v=2.4 cv=GrhyPE1C c=1 sm=1 tr=0 ts=6a06fbf9 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Z5etVbCIt5GNeBr577cA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE1MDExMCBTYWx0ZWRfX7u6B73o7E4YI iJ8jmrK372M37KA/PURYMpiffIpl8LxF7+ne3/2+rodOBHQr5j9dsU1EyK379m4G6HqutksQ5wE OOHxkWJnfyP/Ifx01UvVeAO28m+1Bq6CVeHH7xa86l46UyXnpsn2fxtKEhmv1AE7yHVXJU75eyA SFaJnJ07oSXlK0WZ1uld3weCYxo0Lax9HcRv/GfPU7ytbWiLRRwYzY4mjEgGEh2t1pQhwD9kDdO apsSfHegSLK6hiuT44d+kT0MQ1XNHdrgTHl7ZzebOgWqbl8c1qtgdCDkUl9x830p+yPmnhNbqOh xAOgFo+sAC16bd8Ijs7Gn7gkQwg7aFrWSM5Xd6Upo61hKGFr4eC7gSQkXJEK4w1l01cEskmnA+y KHqF2j/t0F9NzcIrjdvYcAMPGbWDYokadeO8mAEbNE0u2hRX+LVGjQaYxYS+9tvvCN7KuO35Kxb iXfJXQSeSY2IjC5X0Kw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-15_02,2026-05-13_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 clxscore=1015 lowpriorityscore=0 adultscore=0 bulkscore=0 spamscore=0 suspectscore=0 impostorscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605150110 From: Konrad Dybcio Add the required nodes to enable Iris core on SC8280XP. [ bod: added interconnect tags ] Signed-off-by: Konrad Dybcio [ johan: use sm8350 videocc defines ] Signed-off-by: Johan Hovold [ bod: dropped video encoder/decoder declarations ] Signed-off-by: Bryan O'Donoghue [ db: dropped llcc icc, switched to sc8280xp compat, corrected OPP table ] Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 99 ++++++++++++++++++++++++++++++++++ 1 file changed, 99 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi index b09bc6f3b518..092b5c369f95 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -11,13 +11,16 @@ #include #include #include +#include #include +#include #include #include #include #include #include #include +#include #include #include #include @@ -692,6 +695,11 @@ reserved-region@85b00000 { no-map; }; + pil_video_mem: video-region@86700000 { + reg = <0 0x86700000 0 0x500000>; + no-map; + }; + pil_adsp_mem: adsp-region@86c00000 { reg = <0 0x86c00000 0 0x2000000>; no-map; @@ -4182,6 +4190,97 @@ usb_1_dwc3_ss: endpoint { }; }; + iris: video-codec@aa00000 { + compatible = "qcom,sc8280xp-iris", "qcom,sm8250-venus"; + reg = <0x0 0x0aa00000 0x0 0x100000>; + interrupts = ; + + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, + <&videocc VIDEO_CC_MVS0C_CLK>, + <&videocc VIDEO_CC_MVS0_CLK>; + clock-names = "iface", + "core", + "vcodec0_core"; + power-domains = <&videocc MVS0C_GDSC>, + <&videocc MVS0_GDSC>, + <&rpmhpd SC8280XP_MX>, + <&rpmhpd SC8280XP_MMCX>; + power-domain-names = "venus", + "vcodec0", + "mx", + "mmcx"; + + resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>, + <&videocc VIDEO_CC_MVS0C_CLK_ARES>; + reset-names = "bus", "core"; + + interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_VIDEO_P0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "cpu-cfg", + "video-mem"; + + operating-points-v2 = <&iris_opp_table>; + iommus = <&apps_smmu 0x2a00 0x400>; + memory-region = <&pil_video_mem>; + + status = "disabled"; + + iris_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-240000000 { + opp-hz = /bits/ 64 <240000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_low_svs>; + }; + + opp-338000000 { + opp-hz = /bits/ 64 <338000000>; + required-opps = <&rpmhpd_opp_svs>, + <&rpmhpd_opp_svs>; + }; + + opp-366000000 { + opp-hz = /bits/ 64 <366000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs_l1>; + }; + + opp-444000000 { + opp-hz = /bits/ 64 <444000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_nom>; + }; + + opp-533000000 { + opp-hz = /bits/ 64 <533000000>; + required-opps = <&rpmhpd_opp_nom>, + <&rpmhpd_opp_turbo>; + }; + + opp-560000000 { + opp-hz = /bits/ 64 <560000000>; + required-opps = <&rpmhpd_opp_nom>, + <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + videocc: clock-controller@abf0000 { + compatible = "qcom,sc8280xp-videocc"; + reg = <0 0x0abf0000 0 0x10000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&rpmhcc RPMH_CXO_CLK_A>, + <&sleep_clk>; + power-domains = <&rpmhpd SC8280XP_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + cci0: cci@ac4a000 { compatible = "qcom,sc8280xp-cci", "qcom,msm8996-cci"; reg = <0 0x0ac4a000 0 0x1000>; -- 2.47.3