From: Mika Westerberg <mika.westerberg@linux.intel.com>
To: "lianfeng.ouyang" <lianfeng.ouyang@starfivetech.com>
Cc: Andi Shyti <andi.shyti@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
Jan Dabros <jsd@semihalf.com>,
linux-i2c@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 0/3] i2c: dwc: Add I2C DWC master/slave support for StarFive JHB100
Date: Thu, 21 May 2026 06:55:08 +0200 [thread overview]
Message-ID: <20260521045508.GF8580@black.igk.intel.com> (raw)
In-Reply-To: <20260521034340.27837-1-lianfeng.ouyang@starfivetech.com>
Hi,
On Thu, May 21, 2026 at 11:43:37AM +0800, lianfeng.ouyang wrote:
> From: Lianfeng Ouyang <lianfeng.ouyang@starfivetech.com>
>
> The Synopsys DesignWare Core (DWC) I2C controller is a variant of the
> widely-used DesignWare I2C IP, with a distinct register layout and
> enhanced features such as SMBus Alert and programmable FIFO depths.
I wonder why they did shuffle the registers... :(
> This patch series introduces support for this controller as implemented
> on the StarFive JHB100 platform, which utilizes it for both master and
> slave operations (e.g., for MCTP over I2C).
>
> The series is structured as follows:
> 1. Adds the device tree binding document for the snps,dwc-i2c compatible.
> 2. Prepares the existing i2c-designware-core by exporting and making
> certain key functions overridable, allowing code reuse.
> 3. Introduces the new i2c-dwc-core driver, with separate modules for
> master and slave functionality, based on the 2023-07 revision of the
> Synopsys IP manual.
>
> Key differences from the Existing i2c-designware Driver
> 1. The DWC IP's offsets for all key registers are redefined. The driver
> maps to the correct addresses by overriding macros from the core
> header file in a new header (i2c-dwc-core.h).
Instead of this, can you provide a regmap that internally maps to these
shuffled registers?
> 2. The host and slave of DWC IP need to perform probe callbacks
> separately, so they cannot be directly set through i2c_dew_set_mode
> 3. Interrupts are cleared by writing to the corresponding bits in the
> INTR_CLRregister (write-1-to-clear).
> 4. The DWC controller's IC_ENABLEregister contains an additional
> TX_CMD_BLOCKcontrol bit. When enabling the controller, the driver must
> ensure this bit is cleared. When disabling, only the ENABLEbit is
> cleared, preserving other configurations.
>
> Lianfeng Ouyang (3):
> dt-bindings: i2c: snps,dwc-i2c: Add StarFive JHB100 bindings
> i2c: designware: Export symbols and add __weak for DWC I2C driver
> i2c: dwc: Add StarFive JHB100 I2C master/slave support
>
> .../devicetree/bindings/i2c/snps,dwc-i2c.yaml | 120 +++++
> MAINTAINERS | 7 +
> drivers/i2c/busses/Kconfig | 34 ++
> drivers/i2c/busses/Makefile | 3 +
> drivers/i2c/busses/i2c-designware-common.c | 57 ++-
> drivers/i2c/busses/i2c-designware-core.h | 25 +
> drivers/i2c/busses/i2c-designware-master.c | 14 +-
> drivers/i2c/busses/i2c-designware-platdrv.c | 6 +
> drivers/i2c/busses/i2c-designware-slave.c | 4 +-
> drivers/i2c/busses/i2c-dwc-core.h | 192 ++++++++
> drivers/i2c/busses/i2c-dwc-master.c | 441 ++++++++++++++++++
> drivers/i2c/busses/i2c-dwc-slave.c | 180 +++++++
Also the naming is confusing so if you need any glue code I recommend
calling it i2c-starfive-* instead.
> 12 files changed, 1068 insertions(+), 15 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/i2c/snps,dwc-i2c.yaml
> create mode 100644 drivers/i2c/busses/i2c-dwc-core.h
> create mode 100644 drivers/i2c/busses/i2c-dwc-master.c
> create mode 100644 drivers/i2c/busses/i2c-dwc-slave.c
>
> --
> 2.43.0
next prev parent reply other threads:[~2026-05-21 4:55 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-21 3:43 [PATCH v1 0/3] i2c: dwc: Add I2C DWC master/slave support for StarFive JHB100 lianfeng.ouyang
2026-05-21 3:43 ` [PATCH v1 1/3] dt-bindings: i2c: snps,dwc-i2c: Add StarFive JHB100 bindings lianfeng.ouyang
2026-05-21 4:15 ` sashiko-bot
2026-05-21 20:22 ` Conor Dooley
2026-05-21 3:43 ` [PATCH v1 2/3] i2c: designware: Export symbols and add __weak for DWC I2C driver lianfeng.ouyang
2026-05-21 4:31 ` sashiko-bot
2026-05-21 3:43 ` [PATCH v1 3/3] i2c: dwc: Add StarFive JHB100 I2C master/slave support lianfeng.ouyang
2026-05-21 5:08 ` sashiko-bot
2026-05-21 4:55 ` Mika Westerberg [this message]
2026-05-21 7:01 ` 回复: [PATCH v1 0/3] i2c: dwc: Add I2C DWC master/slave support for StarFive JHB100 Lianfeng Ouyang
2026-05-21 8:47 ` Mika Westerberg
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260521045508.GF8580@black.igk.intel.com \
--to=mika.westerberg@linux.intel.com \
--cc=andi.shyti@kernel.org \
--cc=andriy.shevchenko@linux.intel.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jsd@semihalf.com \
--cc=krzk+dt@kernel.org \
--cc=lianfeng.ouyang@starfivetech.com \
--cc=linux-i2c@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox