From: sashiko-bot@kernel.org
To: "Marc Zyngier" <maz@kernel.org>
Cc: devicetree@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v3 04/17] dt-bindings: timer: arm,arch_timer: Fix requirements for interrupt description
Date: Sat, 23 May 2026 14:24:28 +0000 [thread overview]
Message-ID: <20260523142429.332141F00A3A@smtp.kernel.org> (raw)
In-Reply-To: <20260523140242.586031-5-maz@kernel.org>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The new `minItems: 2` constraint in the `interrupts` array maps to the wrong interrupts due to the static `items` list, contradicting the commit message's stated requirements.
--
commit 5eb08d516ae8d3fb049e6d6f31c8f0dd7d3f7165
Author: Marc Zyngier <maz@kernel.org>
dt-bindings: timer: arm,arch_timer: Fix requirements for interrupt description
This commit updates the arm,arch_timer binding to explicitly define the
requirements for interrupts based on the architecture. It increases the
minimum number of interrupts from 1 to 2, clarifies architectural
terminology for the interrupts, and removes outdated descriptions.
> diff --git a/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml b/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml
> index c5fc3b6c8bd0b..c65e48a155ab6 100644
> --- a/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml
> +++ b/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml
[ ... ]
> @@ -33,13 +28,13 @@ properties:
> - const: arm,armv7-timer
>
> interrupts:
> - minItems: 1
> + minItems: 2
> items:
> - - description: secure timer irq
> - - description: non-secure timer irq
> - - description: virtual timer irq
> - - description: hypervisor timer irq
> - - description: hypervisor virtual timer irq
> + - description: EL1 secure physical timer irq, if EL3 is implemented
> + - description: EL1 non-secure physical timer irq
> + - description: EL1 virtual timer irq
> + - description: EL2 physical timer irq, if EL2 is implemented
> + - description: EL2 virtual timer irq, if FEAT_VHE is implemented
[Severity: Medium]
Does changing this to minItems: 2 while keeping a static items list cause
the first two provided interrupts to always be validated against the
"EL1 secure physical" and "EL1 non-secure physical" descriptions?
JSON schema array validation maps elements sequentially by index. If a
device tree node only provides 2 interrupts (the always-required EL1
non-secure physical and EL1 virtual timers), they will be mapped to the
first two indices.
Since the EL1 secure physical timer is optional (only if EL3 is
implemented), should interrupts use a oneOf block with separate lists,
mirroring the existing structure of interrupt-names, to correctly model
when the first element is omitted?
>
> interrupt-names:
> oneOf:
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260523140242.586031-1-maz@kernel.org?part=4
next prev parent reply other threads:[~2026-05-23 14:24 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-23 14:02 [PATCH v3 00/17] arm64: Use EL2 virtual timer when running VHE Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 01/17] ACPI: GTDT: Account for GTDTv3 size when walking the platform timer descriptors Marc Zyngier
2026-05-23 14:40 ` sashiko-bot
2026-05-23 14:02 ` [PATCH v3 02/17] ACPI: GTDT: Parse information related to the EL2 virtual timer Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 03/17] clocksource/drivers/arm_arch_timer: Default to EL2 virtual timer when running VHE Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 04/17] dt-bindings: timer: arm,arch_timer: Fix requirements for interrupt description Marc Zyngier
2026-05-23 14:24 ` sashiko-bot [this message]
2026-05-23 14:02 ` [PATCH v3 05/17] arm64: dts: allwinner: Add EL2 virtual timer interrupt Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 06/17] arm64: dts: amlogic: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 07/17] arm64: dts: bst: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 08/17] arm64: dts: exynos: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 09/17] arm64: dts: freescale: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 10/17] arm64: dts: intel: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 11/17] arm64: dts: mediatek: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 12/17] arm64: dts: nvidia: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 13/17] arm64: dts: qcom: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 14/17] arm64: dts: realtek: " Marc Zyngier
2026-05-23 14:20 ` sashiko-bot
2026-05-23 14:02 ` [PATCH v3 15/17] arm64: dts: rockchip: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 16/17] arm64: dts: sprd: " Marc Zyngier
2026-05-23 14:02 ` [PATCH v3 17/17] arm64: dts: xilinx: " Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260523142429.332141F00A3A@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=maz@kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox