From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B1F231618C for ; Mon, 8 Jun 2026 02:32:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780885969; cv=none; b=rKFySICxV7L4VzgGCJEUR0peKm2yn+S7Zf0z4/53i30K5AUx+SMMfNPG8F9lG1+NLy+zfTg/ohoX7NLQ3c30O8J2NLMoAUeMM8yHkDZ7Hb4yOmZbB02+HdnRS9mtlFJgaJtzryZ3wC6nfu27VGxaMASf264dGFUokZ16DBvkG8M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780885969; c=relaxed/simple; bh=07WiGulSAq9c2hVE03sspjmSsLQqMIv4OYb6R1D4cy0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=AWBpRs6Z47WOn1VxkSG3gAceik9RzfAbRUe4y+FMifIhmeZeFYoeHvRv/bL245icUXxVrBbDwoqwRHFN4flSVFVLdl8uwvolGO1Ra71EBdc4zduTe6ZlwPYertZP/BNYjfGtuLISClj3LhQFPpl08nlqPg16VJ4SHJ5ZlpPqPmg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=rs3PGZxZ; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="rs3PGZxZ" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-2bf2e8ccca1so26099305ad.0 for ; Sun, 07 Jun 2026 19:32:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780885967; x=1781490767; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mE/QA9NRrIBzmpaNm7qJKCCCXhuuJ1hBihamFPKJO/0=; b=rs3PGZxZV4ue7iZ5FS82No/YI6KmQB+JVBJRw82PWGHPRchvGNbWiXZj3f9wT2TFYa dYwH5DhIMX9P+tvAI351PDX913sVxkYhWCUavMYMocQ0gNkfmjr2wqsljt0skGCDegxz b7yd+XQEYweaJ5Pzv8KAFaT5RKUq2DoiyfV5oGe3gCPZPTQ+gkyRlxo2KynkO+jZaI42 pOT1A2xO9J294Cs5O2NGvme2dE6kckl0rrFYQh5dULjZrL0fgiSjzOj/F8hmPtpM9QXp enZ/x/dFTAt4/wcZNzaqZ4k4E29/coWPgw9jPr/JrNNCxTBCra3+VCaSq/u9mDxFE1wn 0BtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780885967; x=1781490767; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=mE/QA9NRrIBzmpaNm7qJKCCCXhuuJ1hBihamFPKJO/0=; b=bhHqT+NTUvZDdY3TSXlnIWVvuFIZMvFKJ7+JbeUrVFhe2Fub+p9a5ouZBA5Ll3eXdG C7LQ0r8NuU0w2r1pPqBRabpzPd3MRI8uO1lIvZSSOO/cDhlcEq515C7UR0keGUhAlOV+ vqtUZ12Q9oMPXcgN1mi0J7uYen/gkl+4AeZrZYTjDkcdXZeruDWspyC2bqiUlZhkH1qD IEMAw+qdvKnQEXUVMU8Mg1/HTNvQD3v9YeDiHVqoZ/1I4YqNqWm0NsI6JeKTTbNbcVcQ k894E2+Yql95WB+hAgVhzfSmGZ7nO7AJ6bacDWsmru8p51hgaHmYBKuWT5JzZH/NrfhT Bj5g== X-Forwarded-Encrypted: i=1; AFNElJ9O10ob7vMwcHqhKDZbsZEwy8nmbADM/WK07P+bD3+Ul0xsdMlYKpUFd/SX+d6r7e3dShrP8NJ6EpxO@vger.kernel.org X-Gm-Message-State: AOJu0YxGWVnCwafQkpJTTW7AzB+nYvR+byYHWPVYuI8W814pVFLsXLYv izuBB+f7ZIESyZZ8RKE1s0BCYnhaKX566YlSQUXs18owwCJUtCs8GfiI X-Gm-Gg: Acq92OFKtQdzYqltC33k52J2m6VMTUPqurG+0HXJT3K3Rm3Ytb5U3ZkxmCuEfD37Wy1 ugoo0rRLq1RjCrg0CDRc+quU7qf2qb+5h+e64FhYyaWF1zpMIIqlgvWHoQzpz2IHEZdF8NmFKvZ /Lr/VlWbi4bl46d0iaC1FxyOO6jNBssY6UxgSAWI59uvEqigrnwHYe7NKIioGjw5RBYGSCbvpZ3 N+/zwFLVKLQKJUNC7gHmEh2eA5X6azkPZAJJhm7e9b8DRqFEGZNQpVasz+ceq1X3jPxQZLKCprO W2mhvesIzXBDJ1ejcqQYfipNBQtyvrjKvKRKjrl9/+Ri4LQxsfpkn/jtDekLSW+K4UTrpMd603+ vsdQq27g+M61O8XifmTAOBQJdc3YNWopSjta4D9lJ7FF8bJ/xqkX70883phOFFoWQFIupwCcuLg tnpsWd+NWXbSZiN8F+pShl5752DM24DZz4xefUXeS/Wv5kWAq/AuCfF9m5rhdpGwklYRxXG0O/G uNZ6NiOh7dCbkrjZUpsnx8zZetJwDYqPA== X-Received: by 2002:a17:902:ced1:b0:2c0:fa4e:91f6 with SMTP id d9443c01a7336-2c1e7d41eabmr144113125ad.13.1780885967308; Sun, 07 Jun 2026 19:32:47 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c245dd3b5dsm38143485ad.81.2026.06.07.19.32.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Jun 2026 19:32:46 -0700 (PDT) From: Joey Lu To: zhengxingda@iscas.ac.cn, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: ychuang3@nuvoton.com, schung@nuvoton.com, yclu4@nuvoton.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Lu Subject: [PATCH v3 1/5] dt-bindings: display: verisilicon,dc: generalize for single-output variants Date: Mon, 8 Jun 2026 10:32:33 +0800 Message-ID: <20260608023237.305036-2-a0987203069@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260608023237.305036-1-a0987203069@gmail.com> References: <20260608023237.305036-1-a0987203069@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The existing schema hard-codes the five-clock/three-reset/dual-port topology of the DC8200 IP block, preventing reuse for single-output variants such as the Verisilicon DCUltraLite used in the Nuvoton MA35D1 SoC. Rework the schema so that variant-specific constraints are expressed via allOf/if blocks: - Add nuvoton,ma35d1-dcu to the SoC-specific compatible enum. The generic verisilicon,dc fallback remains the driver-binding string. - Relax the top-level clocks/resets definitions to minItems ranges so the base schema accepts both variants. - Keep ports in the global required list and keep additionalProperties tightened to unevaluatedProperties. - Add an allOf/if block for thead,th1520-dc8200: five-clock (core, axi, ahb, pix0, pix1), three-reset (core, axi, ahb). - Add an allOf/if block for nuvoton,ma35d1-dcu: two-clock (core, pix0), one-reset (core). - Fix a stray space in the port@0 description. - Add a DT example for the Nuvoton MA35D1 DCU Lite using ports/port@0. Signed-off-by: Joey Lu --- .../bindings/display/verisilicon,dc.yaml | 103 +++++++++++++++--- 1 file changed, 90 insertions(+), 13 deletions(-) diff --git a/Documentation/devicetree/bindings/display/verisilicon,dc.yaml b/Documentation/devicetree/bindings/display/verisilicon,dc.yaml index 9dc35ab973f2..db0260d874c5 100644 --- a/Documentation/devicetree/bindings/display/verisilicon,dc.yaml +++ b/Documentation/devicetree/bindings/display/verisilicon,dc.yaml @@ -17,7 +17,8 @@ properties: items: - enum: - thead,th1520-dc8200 - - const: verisilicon,dc # DC IPs have discoverable ID/revision registers + - nuvoton,ma35d1-dcu + - const: verisilicon,dc # DC IPs have discoverable ID/revision registers reg: maxItems: 1 @@ -26,6 +27,7 @@ properties: maxItems: 1 clocks: + minItems: 2 items: - description: DC Core clock - description: DMA AXI bus clock @@ -34,24 +36,19 @@ properties: - description: Pixel clock of output 1 clock-names: - items: - - const: core - - const: axi - - const: ahb - - const: pix0 - - const: pix1 + minItems: 2 + maxItems: 5 resets: + minItems: 1 items: - description: DC Core reset - description: DMA AXI bus reset - description: Configuration AHB bus reset reset-names: - items: - - const: core - - const: axi - - const: ahb + minItems: 1 + maxItems: 3 ports: $ref: /schemas/graph.yaml#/properties/ports @@ -59,7 +56,7 @@ properties: properties: port@0: $ref: /schemas/graph.yaml#/properties/port - description: The first output channel , endpoint 0 should be + description: The first output channel, endpoint 0 should be used for DPI format output and endpoint 1 should be used for DP format output. @@ -77,7 +74,60 @@ required: - clock-names - ports -additionalProperties: false +allOf: + - if: + properties: + compatible: + contains: + const: thead,th1520-dc8200 + then: + properties: + clocks: + minItems: 5 + maxItems: 5 + + clock-names: + items: + - const: core + - const: axi + - const: ahb + - const: pix0 + - const: pix1 + + resets: + minItems: 3 + maxItems: 3 + + reset-names: + items: + - const: core + - const: axi + - const: ahb + + - if: + properties: + compatible: + contains: + const: nuvoton,ma35d1-dcu + then: + properties: + clocks: + minItems: 2 + maxItems: 2 + + clock-names: + items: + - const: core + - const: pix0 + + resets: + maxItems: 1 + + reset-names: + items: + - const: core + +unevaluatedProperties: false examples: - | @@ -120,3 +170,30 @@ examples: }; }; }; + + - | + #include + #include + #include + + display@40260000 { + compatible = "nuvoton,ma35d1-dcu", "verisilicon,dc"; + reg = <0x40260000 0x20000>; + interrupts = ; + clocks = <&clk DCU_GATE>, <&clk DCUP_DIV>; + clock-names = "core", "pix0"; + resets = <&sys MA35D1_RESET_DISP>; + reset-names = "core"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpi_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + }; -- 2.43.0