From: sashiko-bot@kernel.org
To: "Ciprian Costea" <ciprianmarian.costea@oss.nxp.com>
Cc: robh@kernel.org, Frank.Li@kernel.org, imx@lists.linux.dev,
devicetree@vger.kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v5 2/8] can: flexcan: disable all IRQ lines in flexcan_chip_interrupts_enable()
Date: Tue, 09 Jun 2026 14:42:56 +0000 [thread overview]
Message-ID: <20260609144256.EC0921F00893@smtp.kernel.org> (raw)
In-Reply-To: <20260609142954.1807421-3-ciprianmarian.costea@oss.nxp.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
Pre-existing issues:
- [High] The bus-off recovery worker (`can_restart_work`) can execute concurrently with the hardware teardown in `flexcan_close()`, leading to an unhandled interrupt storm on a shared IRQ line.
--
commit fd331d38665dbbf68f2818faa72e3515deb0d5b3
Author: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
can: flexcan: disable all IRQ lines in flexcan_chip_interrupts_enable()
This commit modifies flexcan_chip_interrupts_enable() to disable all registered
IRQ lines around IMASK and CTRL register writes. Previously, only the primary
IRQ line was disabled, which left additional multi-IRQ lines active and could
allow handlers to fire while registers were inconsistent.
> diff --git a/drivers/net/can/flexcan/flexcan-core.c b/drivers/net/can/flexcan/flexcan-core.c
> index f73ff442d5304..7dde2e623defe 100644
> --- a/drivers/net/can/flexcan/flexcan-core.c
> +++ b/drivers/net/can/flexcan/flexcan-core.c
> @@ -1519,14 +1519,28 @@ static void flexcan_chip_interrupts_enable(const struct net_device *dev)
> {
> const struct flexcan_priv *priv = netdev_priv(dev);
> struct flexcan_regs __iomem *regs = priv->regs;
> + u32 quirks = priv->devtype_data.quirks;
> u64 reg_imask;
>
> disable_irq(dev->irq);
> + if (quirks & FLEXCAN_QUIRK_NR_IRQ_3) {
> + disable_irq(priv->irq_boff);
> + disable_irq(priv->irq_err);
> + }
> + if (quirks & FLEXCAN_QUIRK_SECONDARY_MB_IRQ)
> + disable_irq(priv->irq_secondary_mb);
> +
> priv->write(priv->reg_ctrl_default, ®s->ctrl);
> reg_imask = priv->rx_mask | priv->tx_mask;
> priv->write(upper_32_bits(reg_imask), ®s->imask2);
> priv->write(lower_32_bits(reg_imask), ®s->imask1);
> enable_irq(dev->irq);
> + if (quirks & FLEXCAN_QUIRK_SECONDARY_MB_IRQ)
> + enable_irq(priv->irq_secondary_mb);
> + if (quirks & FLEXCAN_QUIRK_NR_IRQ_3) {
> + enable_irq(priv->irq_boff);
> + enable_irq(priv->irq_err);
> + }
> }
[Severity: High]
This isn't a bug introduced by this patch, but is it possible for
flexcan_chip_interrupts_enable() to be called after flexcan_close() has
already freed the IRQs?
If the bus-off recovery worker (can_restart_work) runs concurrently with the
hardware teardown in flexcan_close(), could it trigger an interrupt storm?
flexcan_close() frees the requested IRQs and stops the chip, and then calls
close_candev():
drivers/net/can/flexcan/flexcan-core.c:flexcan_close() {
...
free_irq(dev->irq, dev);
can_rx_offload_disable(&priv->offload);
flexcan_chip_stop_disable_on_error(dev);
can_rx_offload_del(&priv->offload);
flexcan_transceiver_disable(priv);
close_candev(dev);
...
}
Because close_candev() is where cancel_delayed_work_sync(&priv->restart_work)
is called, the worker can execute while flexcan_close() is running.
If the worker executes its hardware initialization after free_irq() is called
but before close_candev() cancels it:
can_restart_work()->flexcan_set_mode()->flexcan_chip_interrupts_enable()
Will this re-enable chip-level interrupts while no handler is registered,
permanently disabling the shared IRQ line via the kernel's spurious interrupt
detector?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260609142954.1807421-1-ciprianmarian.costea@oss.nxp.com?part=2
next prev parent reply other threads:[~2026-06-09 14:42 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-09 14:29 [PATCH v5 0/8] can: flexcan: Add NXP S32N79 SoC support Ciprian Costea
2026-06-09 14:29 ` [PATCH v5 1/8] can: flexcan: use dedicated IRQ handlers for multi-IRQ platforms Ciprian Costea
2026-06-09 14:47 ` sashiko-bot
2026-06-09 14:29 ` [PATCH v5 2/8] can: flexcan: disable all IRQ lines in flexcan_chip_interrupts_enable() Ciprian Costea
2026-06-09 14:42 ` sashiko-bot [this message]
2026-06-09 14:29 ` [PATCH v5 3/8] can: flexcan: split rx/tx masks per mailbox IRQ line Ciprian Costea
2026-06-09 14:43 ` sashiko-bot
2026-06-09 14:29 ` [PATCH v5 4/8] dt-bindings: can: fsl,flexcan: add NXP S32N79 SoC support Ciprian Costea
2026-06-09 14:29 ` [PATCH v5 5/8] can: flexcan: add FLEXCAN_QUIRK_IRQ_BERR quirk Ciprian Costea
2026-06-09 14:43 ` sashiko-bot
2026-06-09 14:29 ` [PATCH v5 6/8] can: flexcan: add NXP S32N79 SoC support Ciprian Costea
2026-06-09 14:41 ` sashiko-bot
2026-06-09 14:29 ` [PATCH v5 7/8] arm64: dts: s32n79: add FlexCAN nodes Ciprian Costea
2026-06-09 14:29 ` [PATCH v5 8/8] arm64: dts: s32n79: enable FlexCAN devices Ciprian Costea
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260609144256.EC0921F00893@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=Frank.Li@kernel.org \
--cc=ciprianmarian.costea@oss.nxp.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=imx@lists.linux.dev \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox