From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4128F406815 for ; Wed, 10 Jun 2026 12:18:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781093924; cv=none; b=N3wadhaw9+A5NFCMEvofGaEBdV/4DU0vclIZ5pHzG0HF5o8kIT+KfFQxXv+Nx0mquZGvhNb++ktmngxVRkxtxr+nFSHLhfNY2CkKgNeMyheE1yh126NT2veYKTg3JDqUSTGKm3VgRMlqA8aIXunbMyo3uNyYVwUG1/HkxIe2ot8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781093924; c=relaxed/simple; bh=JsztznW3Xmh/xeI6ZlgYjv1v61PArbh6D8QyccieYy0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=n1K7KuQFIZzUesN1qKRhFoPYN+Y7paIOc+HJjAw0MQ/Phk1mg+1aFUoWwmxatBBuv05qHb7dZxLFi7aWRcqJhMRQe94KhzsCdnoqZcTa0Os2jHMwGEOFExnkii+SE7rzZcIOIcTM1CgNVWtAfTgEZEPbB4k6+KFTysFDNvrD9do= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AcmjuJ91; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AcmjuJ91" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-490bc6a7958so59393675e9.1 for ; Wed, 10 Jun 2026 05:18:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781093920; x=1781698720; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hVBJJGFYjcbuEOi6xjg9aXQreuuYV6xXp7Ov8MwZ6W0=; b=AcmjuJ91/vEPVNZVsA9ynB/T1eoWWt1qJ8U29dNiGoltyEN3nZkSmQJJCzj3cFIOHH 5iVxg8+iNbN+Ho8pahfSXKr+MMOC78j7Jo1bH/idRxo0QpGMizDbpajiPyLpZ+qrtYnP qO6I/x8jdJS6ZNL7bdgGPdp1OUORyfoAZNBaawQ1SclDkgMtG+78uiJxUbfa32dn8Qz5 WKwCtKciPQUwbJob5Tw0rqEjSu37l5CCWr+mNSOUXMZM/9nTK3WufkmtZ4K6Cle3j/SE vj+Rqjt16booH6N0vjnhJKow61s2Pp9Eqf/J5GgJFh0umeA3b5aFQN8gxkM7Thw3fPz6 nsmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781093920; x=1781698720; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=hVBJJGFYjcbuEOi6xjg9aXQreuuYV6xXp7Ov8MwZ6W0=; b=ZmBshE6CaJIiaat/yZcOn8FZMaA2UF0noh4pDCe4/+qXdh2Io/icrjuXsDTN0mHBjF i1Z3NDUCoJ5b3eiSN5Q8X7FkyN5G/JnVTuVGMgCZ8gBdGabCUkmGAjoDYWTLwsKDCxse rqrj4CVYSeBD103yiC6zy4viKxnVLQ89IwGBTArM3hosVySHyw4dwtWu+49mXZaX+TIt 9P9KcioQTdaxmWUrmGQPv5XoL3HSzC4UjmlvsmrvqP7vnE8pI/nATjeXdq0FTix1n7av ZnRAxJAVsR5W6MgHt5ImXuZlv5JaIboCUKzOUD8TqnoMmMQouZgtlIc9tF0Whv186iUi psRQ== X-Forwarded-Encrypted: i=1; AFNElJ+9IaJc9PIL/U0yfKduBwoZZt3/VoxlD2mxyUBKCipAgFNZZwprcnnOJhZliyS+zbIO6eOEwF2EGxIg@vger.kernel.org X-Gm-Message-State: AOJu0YwTj5fycseJ1mZtLTBmcW10KmueATIN1QUR+fryNCch/FfzQ5xK GZSR14nTVr+3l8V2YvHa9UEsqAnqVhzL3Y6ZZ2yZVNoE/YAvrEBVsehmpwa44Q== X-Gm-Gg: Acq92OFvQ7cSd6SdJM8j/B3yRL36dRqpfbEb03PJ75iGeYzQTNHu89RZ0sj3HaF0IC0 nDnOGWVlMduAy93aGl84q+/L6+F1xlsDQFbJQzLvD1gSIkBRdC58STNPflvyoNllCeUBX5Gbcwq UE1eYhtFjIzXqiOgBWh5hkej8TAkL1S2W5l6TmPBsosyrBSIWRjqBHA2WV7RRBfkEdp3/ce9MdF QAhk/eYkqc2dZGYiYmKyTAf+YI8T3HuY1PpNeMtRvr76uukg8D+10LV241DeJ7Vfu5FQN+E9QMA UxM4qfAUQt6YBOwCx59j0grvy20IRrgaXbRWEwmz5ZkaP3cD9DvhO7wvvh3R0tGckPH0LCmIF1N wk7n8zfoEZO5jLFigVnEA3OTAW0ewXQQelNiagt3U1WO+YFCTZCJZWzHrxdofnFXzPwAEYHCof9 NAHAxzB6N20f4H+HLpIeAB5Bb0729Jnf287yczPPoS4mc4 X-Received: by 2002:a05:600c:8519:b0:490:3cf0:8d81 with SMTP id 5b1f17b1804b1-490c2d0e9a2mr302554865e9.13.1781093920430; Wed, 10 Jun 2026 05:18:40 -0700 (PDT) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-490bc413adbsm566553095e9.15.2026.06.10.05.18.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 05:18:40 -0700 (PDT) From: Tomer Maimon To: andrew@codeconstruct.com.au, broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: openbmc@lists.ozlabs.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, avifishman70@gmail.com, tmaimon77@gmail.com, tali.perry1@gmail.com, venture@google.com, yuenn@google.com, benjaminfair@google.com, Krzysztof Kozlowski Subject: [PATCH v5 3/3] spi: dt-bindings: nuvoton,npcm750-fiu: Convert to DT schema Date: Wed, 10 Jun 2026 15:18:22 +0300 Message-Id: <20260610121822.2524634-4-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260610121822.2524634-1-tmaimon77@gmail.com> References: <20260610121822.2524634-1-tmaimon77@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Convert the Nuvoton NPCM FIU binding to DT schema format. Document the required control registers and the optional direct- mapped flash window separately, matching the driver behavior when the direct mapping is not described. Signed-off-by: Tomer Maimon =0D Reviewed-by: Krzysztof Kozlowski --- .../bindings/spi/nuvoton,npcm-fiu.txt | 58 ------------ .../bindings/spi/nuvoton,npcm750-fiu.yaml | 93 +++++++++++++++++++ 2 files changed, 93 insertions(+), 58 deletions(-) delete mode 100644 Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.= txt create mode 100644 Documentation/devicetree/bindings/spi/nuvoton,npcm750-f= iu.yaml diff --git a/Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt b/D= ocumentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt deleted file mode 100644 index fb38e96d395f..000000000000 --- a/Documentation/devicetree/bindings/spi/nuvoton,npcm-fiu.txt +++ /dev/null @@ -1,58 +0,0 @@ -* Nuvoton FLASH Interface Unit (FIU) SPI Controller - -NPCM FIU supports single, dual and quad communication interface. - -The NPCM7XX supports three FIU modules, -FIU0 and FIUx supports two chip selects, -FIU3 support four chip select. - -The NPCM8XX supports four FIU modules, -FIU0 and FIUx supports two chip selects, -FIU1 and FIU3 supports four chip selects. - -Required properties: - - compatible : "nuvoton,npcm750-fiu" for Poleg NPCM7XX BMC - "nuvoton,npcm845-fiu" for Arbel NPCM8XX BMC - - #address-cells : should be 1. - - #size-cells : should be 0. - - reg : the first contains the register location and length, - the second contains the memory mapping address and length - - reg-names: Should contain the reg names "control" and "memory" - - clocks : phandle of FIU reference clock. - -Required properties in case the pins can be muxed: - - pinctrl-names : a pinctrl state named "default" must be defined. - - pinctrl-0 : phandle referencing pin configuration of the device. - -Optional property: - - nuvoton,spix-mode: enable spix-mode for an expansion bus to an ASIC or= CPLD. - -Aliases: -- All the FIU controller nodes should be represented in the aliases node u= sing - the following format 'fiu{n}' where n is a unique number for the alias. - In the NPCM7XX BMC: - fiu0 represent fiu 0 controller - fiu1 represent fiu 3 controller - fiu2 represent fiu x controller - - In the NPCM8XX BMC: - fiu0 represent fiu 0 controller - fiu1 represent fiu 1 controller - fiu2 represent fiu 3 controller - fiu3 represent fiu x controller - -Example: -fiu3: spi@c00000000 { - compatible =3D "nuvoton,npcm750-fiu"; - #address-cells =3D <1>; - #size-cells =3D <0>; - reg =3D <0xfb000000 0x1000>, <0x80000000 0x10000000>; - reg-names =3D "control", "memory"; - clocks =3D <&clk NPCM7XX_CLK_AHB>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&spi3_pins>; - flash@0 { - ... - }; -}; - diff --git a/Documentation/devicetree/bindings/spi/nuvoton,npcm750-fiu.yaml= b/Documentation/devicetree/bindings/spi/nuvoton,npcm750-fiu.yaml new file mode 100644 index 000000000000..965904a98785 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nuvoton,npcm750-fiu.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nuvoton,npcm750-fiu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton NPCM Flash Interface Unit (FIU) SPI Controller + +maintainers: + - Tomer Maimon + +allOf: + - $ref: /schemas/spi/spi-controller.yaml# + +description: | + NPCM FIU supports single, dual and quad communication interface. + + The NPCM7XX supports three FIU modules: + FIU0 and FIUx support two chip selects + FIU3 supports four chip selects. + + The NPCM8XX supports four FIU modules: + FIU0 and FIUx support two chip selects + FIU1 and FIU3 support four chip selects. + + The FIU control register block is always required. The direct-mapped + flash window is optional because the controller can still access flash + through the UMA path when that mapping is not described. + + Alias convention: + The '/aliases' node should define: + For NPCM7xx: fiu0=3D&fiu0; fiu1=3D&fiu3; fiu2=3D&fiux; + For NPCM8xx: fiu0=3D&fiu0; fiu1=3D&fiu3; fiu2=3D&fiux; fiu3=3D&fiu1; + +properties: + compatible: + enum: + - nuvoton,npcm750-fiu # Poleg NPCM7XX + - nuvoton,npcm845-fiu # Arbel NPCM8XX + + reg: + description: + The first resource is the FIU control register block. An optional se= cond + resource describes the direct-mapped flash window used for direct + read/write accesses. + minItems: 1 + items: + - description: FIU control registers + - description: Memory-mapped flash contents + + reg-names: + description: + Resource names for the control registers and optional direct-mapped + flash window. + minItems: 1 + items: + - const: control + - const: memory + + clocks: + maxItems: 1 + description: FIU reference clock. + + nuvoton,spix-mode: + type: boolean + description: Enable SPIX mode for an expansion bus to an ASIC or CPLD. + +required: + - compatible + - reg + - reg-names + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + spi@fb000000 { + compatible =3D "nuvoton,npcm750-fiu"; + reg =3D <0xfb000000 0x1000>, <0x80000000 0x10000000>; + reg-names =3D "control", "memory"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clk NPCM7XX_CLK_SPI0>; + + flash@0 { + compatible =3D "jedec,spi-nor"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; + }; --=20 2.34.1