From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f47.google.com (mail-pj1-f47.google.com [209.85.216.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E428C364EB6 for ; Thu, 25 Jun 2026 06:09:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.47 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782367766; cv=none; b=sSACVcXS3oAod+RRMxkGS/EKyfvdEfmKN4liap71qczP206mMga8eAOfeibHt3qXzpgyG1EsrZJfoIOplRRCUCqWiUNR48xVzAVuF/ZPNlD0xD5JP4SW0WhZZaaiqk9xmHJQWsHwjADW+txoUEqAVTFdv+xVEPrK0uV61c/QQc8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782367766; c=relaxed/simple; bh=6JPcMabykOtqX++hOdqlmRUh1s0vS6/Z1NJ9AEpBiqA=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=F7dh6jKQ8jdoCZy6Mbwb3aS8w96lW2KO5dE46vkaAuWJMlhdDu16CGtuO8zvxzvm0BECxWAfD6HA96FlSki0aChe8GsHq0DgdpStiv3AApqIguLQs7azE4aLVr3tpPWsCHExKQM5eB5iKzlku1DxcT0aUiv/0R4jZzvTww+/M20= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cdnvFBej; arc=none smtp.client-ip=209.85.216.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cdnvFBej" Received: by mail-pj1-f47.google.com with SMTP id 98e67ed59e1d1-36b9d265355so1078494a91.2 for ; Wed, 24 Jun 2026 23:09:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782367764; x=1782972564; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=DqHDk2q3A8EfdVkB44C3YI5+VYcE7QxIsvCqD/cjXJ0=; b=cdnvFBejr40dad6Kn8UrREH57UPGsknozMdjcWuaHaBZY52Wjw/yw+Syc7TRXS94Ph McWtY2duZn5FY5UnpH7AlkvRpr19izARXw6zUeMkPhwIiiWtvA3W6Uf7tUo9YIM9c8Im JDvmynqfe/dE4YP3yb3OYlTkMQBTzeRNo5UxG4HZcWUhCBd9q1LNnglEqCqHDu7qlHpp 6yLwDnOC7WPs7LvEvBOzRGsV5LnkR/qO/1lROcUfwwyvd2wJALw/Auga+vYJc0LekK5V edL9C9RnR8TB15tRm/RRG/UlHubGtMfLXfXXST5sjou7pjk1Gnry9CS9uFzlLZ9cfRG2 KTqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782367764; x=1782972564; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=DqHDk2q3A8EfdVkB44C3YI5+VYcE7QxIsvCqD/cjXJ0=; b=DN2B3UN97NNNgFb1GKESrAeKz0tlXz52TROtQkd1+iWLJCyaNCwAkVzUUbb2sI6Ep1 QkPMLRgCRA2J0/K4EVAvl/g/zhQDMH+uc+RsVrXaiKqHX7Mw0lfYUwq09+3MN1gT1yCN CRIl6vI5kQgnJk08bHY9dL9ZCKxFGcaZ+yt46e5YSeC7DrdBHzNhAyGDxeTt7eEVwRT3 gXJvGkkNaCH1FsBbsGoKGjMsHrT/8Y+T4Ix735DEvoAOxmfJphKPdsQ5x4nNV+ffb9Pd NPg7xGerh80urV+tyaUI0rqxtTwo90NlfBcCwQsETXwHcEBdtlUwmII843GXRE78v3vS yPrA== X-Forwarded-Encrypted: i=1; AHgh+Roeyryk0efT/OHQ+q2yzRsOtHImFFdGwfNIx69bUILMPG+k4KGYjvJez+oiu543caD+a8sB6wlBUjvu@vger.kernel.org X-Gm-Message-State: AOJu0YxVIJ3AT2lVqw+rnQFU5C/EMJefoxZFyjLIUegH93zBM3ypHNK4 f/hQaDYYTwJc8SfLeihDnUFlRchpgie9pacpk9888lyvHKwh/ExFnfEI X-Gm-Gg: AfdE7ckSzb9Er251c+/ScvYt5t3yYRHhm3xbi8Rlj8u0Il8Tbdrl2IzBpd0XIfmoF7+ VoocveC8s7KaJGFts6gzrM1UR3su1mb5R4BULsEo7Lj+sf9TOCLEtfs5xzAT9C8OFitA/ro1iwc T51afsZUAEgiVW3yRIvHjOYP2K0WAkaP+qyi2TqAFuR4GpiMdsesU5HLPirFeelEUz8xvdEkV+6 gyTEWHOFpmC84v6CrXor2oXyt0u8uNmy1HdrPyHMNBbfKhQbSAlylNbUpsZBXhUroJmomMCLaDl 7qmL2UPx/CXK1iVKoUFHXRh/iVehjTeqbUlaAlE42gTL7XByTe3DG6/tTxQFxtunAyMSdEJNqMh RMUWYNBiYMLQ0eJCBU7siDgqUfjrOsi/PiNUOT5/OtxYWwILSfMY6sgVnzox4n++vLhc1qyGnCC PMXRk0FPj+ThRwcLAIvUvGzDunfx51wGs= X-Received: by 2002:a17:903:947:b0:2c0:b5c1:8e21 with SMTP id d9443c01a7336-2c7fc755250mr13354805ad.16.1782367764084; Wed, 24 Jun 2026 23:09:24 -0700 (PDT) Received: from inhnjlux1020.ls.ege.ds ([103.28.245.139]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2c7f650aa8esm12044735ad.82.2026.06.24.23.09.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jun 2026 23:09:23 -0700 (PDT) From: Udaya Kiran Challa To: tsbogend@alpha.franken.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: skhan@linuxfoundation.org, me@brighamcampbell.com, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Udaya Kiran Challa Subject: [PATCH v2] spi: dt-bindings: microchip,pic32mzda-sqi: Convert to DT schema Date: Thu, 25 Jun 2026 11:39:03 +0530 Message-Id: <20260625060903.14661-1-challauday369@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Convert Microchip PIC32 Quad SPI controller devicetree binding from legacy text format to DT schema. Signed-off-by: Udaya Kiran Challa --- Changelog: Changes since v1: - Drop maxItems and add items list in 'clocks' property - Remove unsed label from example node --- .../bindings/spi/microchip,pic32mzda-sqi.yaml | 55 +++++++++++++++++++ .../devicetree/bindings/spi/sqi-pic32.txt | 18 ------ 2 files changed, 55 insertions(+), 18 deletions(-) create mode 100644 Documentation/devicetree/bindings/spi/microchip,pic32mzda-sqi.yaml delete mode 100644 Documentation/devicetree/bindings/spi/sqi-pic32.txt diff --git a/Documentation/devicetree/bindings/spi/microchip,pic32mzda-sqi.yaml b/Documentation/devicetree/bindings/spi/microchip,pic32mzda-sqi.yaml new file mode 100644 index 000000000000..c8f58c506087 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/microchip,pic32mzda-sqi.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/microchip,pic32mzda-sqi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip PIC32MZDA Quad SPI controller + +maintainers: + - Thomas Bogendoerfer + +allOf: + - $ref: spi-controller.yaml# + +properties: + compatible: + const: microchip,pic32mzda-sqi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: SPI source clock + - description: SQI register interface clock + + clock-names: + items: + - const: spi_ck + - const: reg_ck + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + + spi@1f8e2000 { + compatible = "microchip,pic32mzda-sqi"; + reg = <0x1f8e2000 0x200>; + interrupts = <169 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&rootclk REF2CLK>, <&rootclk PB5CLK>; + clock-names = "spi_ck", "reg_ck"; + }; diff --git a/Documentation/devicetree/bindings/spi/sqi-pic32.txt b/Documentation/devicetree/bindings/spi/sqi-pic32.txt deleted file mode 100644 index c82d021bce50..000000000000 --- a/Documentation/devicetree/bindings/spi/sqi-pic32.txt +++ /dev/null @@ -1,18 +0,0 @@ -Microchip PIC32 Quad SPI controller ------------------------------------ -Required properties: -- compatible: Should be "microchip,pic32mzda-sqi". -- reg: Address and length of SQI controller register space. -- interrupts: Should contain SQI interrupt. -- clocks: Should contain phandle of two clocks in sequence, one that drives - clock on SPI bus and other that drives SQI controller. -- clock-names: Should be "spi_ck" and "reg_ck" in order. - -Example: - sqi1: spi@1f8e2000 { - compatible = "microchip,pic32mzda-sqi"; - reg = <0x1f8e2000 0x200>; - clocks = <&rootclk REF2CLK>, <&rootclk PB5CLK>; - clock-names = "spi_ck", "reg_ck"; - interrupts = <169 IRQ_TYPE_LEVEL_HIGH>; - }; -- 2.34.1