From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3DF6379980 for ; Thu, 25 Jun 2026 21:58:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782424683; cv=none; b=rtn1vqCxNPbCEJQwEJDLpve4Z0u2w5dhx5oxFpS0HFGmh7CNbpGFC5EclE+0QDvunn/CAT90kCbOQnmGsZBmgmU1mvcv390a8FIfoTuDA4uzngETm5L0M3oKzdq6nLFeL9OhcfXyXF2YdOPj2fgHacZ3VqO0WERHw0lhTH/jqmI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782424683; c=relaxed/simple; bh=0ZSQQbQlHxoXzemDFX3axkGdUl2KuG/88n448GyArfI=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BXmOQw/gRSB415pv9rX0S/71CD2TAuO48Fu908mhYmYQsXAEKOKWqFBrhQqwGQXykb0GQ/vivmPeHMcRRRyErcoGrcnkcdhFHMUfHm3y9cmgmcf0P1vZvojy+lanbjtlNdCbuqxu75ywPhVETZjWBLiMG6izV8u1HBbcMMA9sZs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=g8c6a+AE; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="g8c6a+AE" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-490cf322ed0so2483395e9.1 for ; Thu, 25 Jun 2026 14:58:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782424680; x=1783029480; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=uZznG8nXpNdUsgio0AWCkV/jSav7ySTRqhFzl8X19lM=; b=g8c6a+AEwgFmJNfumZy6IJ+Gq32+4GbdUiffTFxpg6Of3Vxl4ANW+i7z4G7nwzt0o7 Qq9VPRshMY9XDsKRc7+IMsjKkAog3zDVIfuxt3SzisNyDSr4xQp9NRuKIeq50bV00dcH 9fSph73MAB1LAKbSiMC6xCav//9WGzO3L+p+VdyLfSSuam7i9J4r8jGWPOKGAm/ssaHo oSliPHKxyE8FXhJidC6ZVFU9XiVIszQXCA+xx7PIOSjDxCb7nSn4ks/7aHgr1nj2AMZD +RqMWfpkzQutaYt+fuhQPd2TZ3xferMwIFNdKxUv/slmMRbfD0JwEyoQ2q7W82b7t2KB OCrw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782424680; x=1783029480; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=uZznG8nXpNdUsgio0AWCkV/jSav7ySTRqhFzl8X19lM=; b=SJ3c78rj6oKC88C5LFYqdbI+9JLtfuuhgrKiFvPXIr8QEP1OIoeIUfrvOsSrXMK5b9 8vRG67aWZuu4+oP3PCJdmFDM9ky965TI0Plfr9OnFwsKMhFqSptN39nHqYtzLc7VxatD dEY0AUhSXmMVuoQ58es2cOZTyDWSIVfEfRudeSM3cHeYfz4lI8oRjY89DOD1jGd8VvXs 5FUGcZ+qE14HqDrAdqgUHeYnyNcv7WjbTCWIUvnmiw8hX7KfaMo7Tet7tewN3jHLBPya TLIo3jJ/ivXqUqGpWtTnK1XzJreAKUdxg1YBN94JOMB8HgPXMVXvXsr41cgjqLEWzMqZ ynjA== X-Forwarded-Encrypted: i=1; AFNElJ87NLqwBqVIXKxMut7ZiIgSjI0rivhN3p2fetM9QFgvi4N6sBSphW0RKzttB10n8zrCuKkL39Lg8I+b@vger.kernel.org X-Gm-Message-State: AOJu0Yw/9jPh47DCQK9SVmOiSbSlf1eQCTk4xtia1AKz8IV0qY/Os+al +VEaFWON80F4w4yQLPbm/pqt+lYHKrVimxbzIgCu1KyM28xlGMB66Djm X-Gm-Gg: AfdE7ckOKAyLkNcbrby4Ig+X37R+AfsO65QInwyib1tjgEOcs8/4x5NXkx/6/gZB3Ta 2Ra5/20wYvV1AIaW801VFFgKL31LfChRBpv03CbE9acKsf73gVzJyFdk2BanseHfw8BB/0OZBE4 Q/DVjG09PypTNVK1SEGLKj1NNJgL01uClU/2D77UuBYC+3Irfqs3YZKYiiGtTbRFqEl4axnbhXq GToV7YNDL2Fob76wUo+c1x0p7d1J/DDPg950s9JDISUTBalfvIDLa/B5anDdzS7B+UVKRKCs/nB 2wNm1e32LuOrAnkxjC8G0IbEtB50xdtc64a+ui3pQAwZDWAQQ6PZ77qDgezf1s8VD4RhASH+3Ic MYWFNea35hzPfQr+jAGzPoe2HUYl9KedYbyKN4+s8L6g4kE5L80p8wKM3oqou4bCITaCF4/Ksh2 eZb0ZVp/s+ErGmeSZNlulF6ZGMSCm9zWz96yCFggAEHxxLwkKu/bxWIiHFHJjNnk1iJnWpasXf7 PZv1ZMm9zvF X-Received: by 2002:a05:600d:8444:20b0:492:1e7f:d41e with SMTP id 5b1f17b1804b1-4926685aa04mr49083755e9.10.1782424680236; Thu, 25 Jun 2026 14:58:00 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-80-183-219-152.pool80183.interbusiness.it. [80.183.219.152]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-492690988e0sm27339185e9.14.2026.06.25.14.57.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jun 2026 14:57:59 -0700 (PDT) From: Christian Marangi To: Lorenzo Pieralisi , =?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= , Manivannan Sadhasivam , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Ryder Lee , Michael Turquette , Stephen Boyd , Brian Masney , Philipp Zabel , Matthias Brugger , AngeloGioacchino Del Regno , Christian Marangi , Jianjun Wang , linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/4] clk: en7523: add support for dedicated PCIe PERSTOUT reset Date: Thu, 25 Jun 2026 23:57:35 +0200 Message-ID: <20260625215741.3253212-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260625215741.3253212-1-ansuelsmth@gmail.com> References: <20260625215741.3253212-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for resetting the PCIe lines with the PERSTOUT reset. These special reset are controlled by the PCIC register and are specific to each of the 3 PCIe lines. Notice that reset logic is inverted for these bit where 0 is assert and 1 deassert. This is intenrally handled in the reset function. PCI enable/disable are updated to drop PERSTOUT bits in favor dedicated reset handling. Signed-off-by: Christian Marangi --- drivers/clk/clk-en7523.c | 27 ++++++++++++++++++--------- 1 file changed, 18 insertions(+), 9 deletions(-) diff --git a/drivers/clk/clk-en7523.c b/drivers/clk/clk-en7523.c index 1ab0e2eca5d3..a33cf2e1b76f 100644 --- a/drivers/clk/clk-en7523.c +++ b/drivers/clk/clk-en7523.c @@ -338,6 +338,7 @@ static const struct en_clk_desc en7581_base_clks[] = { static const u16 en7581_rst_ofs[] = { REG_RST_CTRL2, REG_RST_CTRL1, + REG_NP_SCU_PCIC, }; static const u16 en751221_rst_ofs[] = { @@ -450,6 +451,11 @@ static const u16 en7581_rst_map[] = { [EN7581_CPU_TIMER_RST] = RST_NR_PER_BANK + 28, [EN7581_PCIE_HB_RST] = RST_NR_PER_BANK + 29, [EN7581_XPON_MAC_RST] = RST_NR_PER_BANK + 31, + + /* RST_PCIC */ + [EN7581_PCIC_PERSTOUT0_RST] = 2 * RST_NR_PER_BANK + 29, + [EN7581_PCIC_PERSTOUT1_RST] = 2 * RST_NR_PER_BANK + 26, + [EN7581_PCIC_PERSTOUT2_RST] = 2 * RST_NR_PER_BANK + 16, }; static const u16 en751221_rst_map[] = { @@ -635,9 +641,7 @@ static int en7581_pci_enable(struct clk_hw *hw) void __iomem *np_base = cg->base; u32 val, mask; - mask = REG_PCI_CONTROL_REFCLK_EN0 | REG_PCI_CONTROL_REFCLK_EN1 | - REG_PCI_CONTROL_PERSTOUT1 | REG_PCI_CONTROL_PERSTOUT2 | - REG_PCI_CONTROL_PERSTOUT; + mask = REG_PCI_CONTROL_REFCLK_EN0 | REG_PCI_CONTROL_REFCLK_EN1; val = readl(np_base + REG_PCI_CONTROL); writel(val | mask, np_base + REG_PCI_CONTROL); @@ -650,9 +654,7 @@ static void en7581_pci_disable(struct clk_hw *hw) void __iomem *np_base = cg->base; u32 val, mask; - mask = REG_PCI_CONTROL_REFCLK_EN0 | REG_PCI_CONTROL_REFCLK_EN1 | - REG_PCI_CONTROL_PERSTOUT1 | REG_PCI_CONTROL_PERSTOUT2 | - REG_PCI_CONTROL_PERSTOUT; + mask = REG_PCI_CONTROL_REFCLK_EN0 | REG_PCI_CONTROL_REFCLK_EN1; val = readl(np_base + REG_PCI_CONTROL); writel(val & ~mask, np_base + REG_PCI_CONTROL); usleep_range(1000, 2000); @@ -754,14 +756,21 @@ static int en7523_reset_update(struct reset_controller_dev *rcdev, unsigned long id, bool assert) { struct en_rst_data *rst_data = container_of(rcdev, struct en_rst_data, rcdev); - void __iomem *addr = rst_data->base + rst_data->bank_ofs[id / RST_NR_PER_BANK]; + u32 offset = rst_data->bank_ofs[id / RST_NR_PER_BANK]; + void __iomem *addr = rst_data->base + offset; + bool inverted = false; u32 val; + /* For PCIC reset logic is inverted, 0:assert 1:deassert*/ + if (offset == REG_NP_SCU_PCIC) + inverted = true; + val = readl(addr); + val &= ~BIT(id % RST_NR_PER_BANK); if (assert) - val |= BIT(id % RST_NR_PER_BANK); + val |= inverted ? 0 : BIT(id % RST_NR_PER_BANK); else - val &= ~BIT(id % RST_NR_PER_BANK); + val |= inverted ? BIT(id % RST_NR_PER_BANK) : 0; writel(val, addr); return 0; -- 2.53.0