From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8449247ECC4 for ; Thu, 2 Jul 2026 09:38:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782985107; cv=none; b=i1jlalyH29v2/MzywgcWWa+XMejW9UAmIqO0iCj5isYpPqqoBAULs1AbstKDwsO3Y8oIsuUjzlVRnjAifV/28Vq+hc+5tmxfatp/dwVTupPw5lAzFVw2nynBZUKI3c0xlJjzCEGC8KaZ2d7c8DkbBJZZ7wXgMZc0f5OQ8vGSuDw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782985107; c=relaxed/simple; bh=FD8IvK1gXQx5wLqh2EUIHl/A6W3peoBLFvUS6imjxoU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eT0dtLnA0f47YpeHRssCbR0uAV2lM/0HyZ9K5BjQOEvP4G0PdOBZlAKbaH+7HYUp+JU9xiH9nJHnkO+tW7lpYLH8/HWElgrRl7ZBFAyD3nYOWPbokKCZc527YYnkrUH9y8UpIWzknJVj2pm2Co35MS6Wsl7jHOfG++ur5Cl3rAo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bOe6n2N0; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bOe6n2N0" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-493c5220cb7so6201835e9.3 for ; Thu, 02 Jul 2026 02:38:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782985104; x=1783589904; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=atavLJO9ib3dVO9oXs0ZfRhlR41n5og9pxT0XRvm9dc=; b=bOe6n2N0VywAes0f0Ss5Lf4cywCCtOXcru0OmIGCqh3CNhUp6Yzkyxf0C7ECRqnGKh Z7TJlFVDfWwizFCv9NeaZEWBHNEFjJ3N5vD0IrSVcnObCiYsxJhRE94D7htBH4mrkpH0 VsSfOE/yJLpnQM8GdtsEbbT8IkO38dgwRvcQVHGRCW+qSRtgWq+HC3QN8sMKLWytmwzc kmziRp0iEychwBcRceWjwGrsovYJPjfOqrgXYNI93sPQUC4PXvmMFbC4Ervr/k1OD0Fh ZssSVlFNnPSyOHFKLc2tOPYiHcViYqLiXuII906NGJ+d/BxF9Q7FzDJUo0ccpuOFuxDR mEoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782985104; x=1783589904; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=atavLJO9ib3dVO9oXs0ZfRhlR41n5og9pxT0XRvm9dc=; b=EK+a9P3QNNpPvVAecVLwNMcAy5LZxuoq+W+b3PxPWZOBoVJRfkyA9Q1TOagZssNh8I qEv3M4DZfMQTHs7i7DnDs7Yxyu85SQo4Ril29WfrnTx8MkxruZbnXtbhBopRAMPWwwxR etr8UPDBcTfHCtVY5fiBE/zLBfJrPT0o+pdpxLDffyF3HuggTmVLD2MMbhgvr8g1Lpj1 A864jt4XBLZzeW4hNM1OpY9TlaEpIbhe1lQ7YW0TABMM4VGm0+RcwmaY15HISttY5MgW PwKwyRiV4Fn7JLMzLzswY6Bb8+zxANKBJb1L0UwQMME9+yjp54SeMf9e6QHLV6YfHwB2 Jh8g== X-Forwarded-Encrypted: i=1; AFNElJ9UrvvjKuJNv/oujO/3Auu/7pRNJXFiadb2sbM7zsotUNeAGWHv+CiXIEEcxO6+aI8SXy0yeZkpRt7n@vger.kernel.org X-Gm-Message-State: AOJu0YwsBvrIwx4A1ayRmCchEFL7pyu1+kPPndfNrhDXJcsyIr1qlEap F6Fg+Mb3IMJFFboZXqTK/Eyx+KSjFwN0AaEMoUniqVGS6EL5jcxuVYsL X-Gm-Gg: AfdE7ckGTElcw0EwHbsHJmRKyh9o7B30TeK6AcChHu3EHLfxe2NiTbUHyFjhfaceJTJ TEysqhxb4WbtS3NlbWvT2sMVM4U6LdSfRkRHQmTMdRCfEgO1Z8Rojr7qVc0FpWcnuofs9Sdp+Js wV3xUM7s42O6YsXffL/VW5Uk8/3p9XP0xU4X3n5BcVfrTKM/tZ9qUP3XuMZi5nm9HG99/iKedLh GQYzM4ql9xeMEgOwtz0QxQw4jEIR6UmkO/pPafJbm7juHtsBn01ic3D/8qS2KX4Ao2WnKmB/c/j zZ1SfzvKlf98osI3blsTgODthh3+JgnhbWyD6oTVAlC195Lo+1YC4KU8cwdVvwosMkYMMHwCRKT Gi3HdSSFJLrzWCmwFcofPoF89La8FDzbE7m8fqHNjaovwEclckk5T9fxMPYSnRIbIdTtVT7ANsI jbJ2rulkrNW9ICLiRwXeGIQH8DMLrkFZI7KdiJZgrau9Ob/7H8zR9HP/UuilOQnzqmCY/y/ru2D Kp3hA== X-Received: by 2002:a05:600c:828d:b0:493:bf86:85c5 with SMTP id 5b1f17b1804b1-493c3df3495mr61803955e9.36.1782985104016; Thu, 02 Jul 2026 02:38:24 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-79-52-250-217.retail.telecomitalia.it. [79.52.250.217]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-493c636c8b9sm35502285e9.10.2026.07.02.02.38.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2026 02:38:23 -0700 (PDT) From: Christian Marangi To: Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Christian Marangi , Vinod Koul , Neil Armstrong , Lorenzo Bianconi , Felix Fietkau , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Cc: Krzysztof Kozlowski Subject: [PATCH v10 1/5] dt-bindings: clock: airoha: Add PHY binding for Serdes port Date: Thu, 2 Jul 2026 11:38:06 +0200 Message-ID: <20260702093812.15918-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260702093812.15918-1-ansuelsmth@gmail.com> References: <20260702093812.15918-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add PHY cell property for Serdes port selection. Currently supported only for Airoha AN7581 SoC, that support up to 4 Serdes port. The Serdes port can support both PCIe, USB3 or Ethernet mode. - PCIe1 Serdes can support PCIe or Ethernet mode. - PCIe2 Serdes can support PCIe or Ethernet mode. - USB1 Serdes can support USB3 or HSGMII mode. - USB2 Serdes can support USB3 or PCIe mode. Add bindings to permit correct reference of the Serdes ports in DT. Values are just symbolic and enumerates the Serdes port with a specific number for precise reference. The available Serdes port can be selected following the dt-binding header in [2]. [2] Signed-off-by: Christian Marangi Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/clock/airoha,en7523-scu.yaml | 9 +++++++++ include/dt-bindings/soc/airoha,scu-ssr.h | 11 +++++++++++ 2 files changed, 20 insertions(+) create mode 100644 include/dt-bindings/soc/airoha,scu-ssr.h diff --git a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml index eb24a5687639..913ddc16182b 100644 --- a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml +++ b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml @@ -23,6 +23,7 @@ description: | All these identifiers can be found in: [1]: . + [2]: . The clocks are provided inside a system controller node. @@ -50,6 +51,12 @@ properties: description: ID of the controller reset line const: 1 + '#phy-cells': + description: + The first cell indicates the serdes phy number, see [2] for the + available serdes port. + const: 1 + required: - compatible - reg @@ -65,6 +72,8 @@ allOf: reg: minItems: 2 + '#phy-cells': false + - if: properties: compatible: diff --git a/include/dt-bindings/soc/airoha,scu-ssr.h b/include/dt-bindings/soc/airoha,scu-ssr.h new file mode 100644 index 000000000000..33c64844ada3 --- /dev/null +++ b/include/dt-bindings/soc/airoha,scu-ssr.h @@ -0,0 +1,11 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ + +#ifndef __DT_BINDINGS_AIROHA_SCU_SSR_H +#define __DT_BINDINGS_AIROHA_SCU_SSR_H + +#define AIROHA_SCU_SERDES_PCIE1 0 +#define AIROHA_SCU_SERDES_PCIE2 1 +#define AIROHA_SCU_SERDES_USB1 2 +#define AIROHA_SCU_SERDES_USB2 3 + +#endif /* __DT_BINDINGS_AIROHA_SCU_SSR_H */ -- 2.53.0