From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48E91301708 for ; Sat, 18 Jul 2026 22:59:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784415583; cv=none; b=qT8vf+kYkHSTQpG27fkECh+ZMr2tzEckBKtLthDFrOwvF8uHIS0QYchhm2FUNjwUNx302/qKEoeo9qymiCeTfqekx2PhxSLMsZ/K0ODrE9Hp3qhk7g6SVFuVlvTYqsfqUt+xdM7ZypmazgqrdFPqp5EYjxBblr5ddU2lzJ2yPRk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784415583; c=relaxed/simple; bh=11FMn3rA+VhND3muyRdwJ35x5fHo2sz1m8dzM12VAyM=; h=Date:From:To:Cc:Subject:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=euwXsLc7wXjy19wrYxVJDjUNumUNptwjiV0pMacNHPMnlWOPHNLl0nX1yy75OHYWVsHk3dJpDM5wqk8nRrMVJG2FsFqyaP894Z0CpxEa1GfVcTIbWXXaNdE11qSZb++DVIFpoy9WPoxU0o2fADyydjgce+N4IfjYc/laegRdmBQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RZeToCl5; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=DoXaeXNa; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RZeToCl5"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="DoXaeXNa" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66IJrJiL1668683 for ; Sat, 18 Jul 2026 22:59:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= nrsZU7xmwPEwCAxaerhGVSMGdHSwQ31e0Kr0BYK+OpM=; b=RZeToCl5eIb+7LhC bJRF9iXQE8Kx2HBeBjW7W2dqk5XXzCsrOxObj6WFee0wuk6OIzJv+Oq28AsbHfSp BDhzP/1LSYh1/GFkgFPZHjF0NRxpearJhKQs2oWYcBtPfkPQA/7PAN9Tklf0P69j 9qhW82HkLAuts2W3GVTJZkB0dkuTf+eYQEG3JNwZpCamHY13H2FvDi0Kim72/O6j HmGE9RelYKIGw9zVDoheQHAvsddIB107wCY3ff5liemzFtql+Ylnh+tKWpPRslIG p13L2a1Jcdj57UsmZZkPcdjDQWkcPG1XEbMLkP7VaHQMa2RAriOAEIMbLArftGVF 69aAGQ== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fg2af1ppu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 18 Jul 2026 22:59:40 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c892143db7fso4906444a12.1 for ; Sat, 18 Jul 2026 15:59:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784415580; x=1785020380; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:subject:cc:to:from:date:from:to:cc:subject :date:message-id:reply-to:content-type; bh=nrsZU7xmwPEwCAxaerhGVSMGdHSwQ31e0Kr0BYK+OpM=; b=DoXaeXNawgfzuRS32U9I1dyWHLoZFjeN3rRinUIZPso+MFwlkQkfnXvwEdIARy9d4R RngeCMpv1A94sQq6Dca0pwQl1xPYmlw2hlp64dZSwlynBfsf6pTmpqUG1W8z5YXhz9/D DDP7VvD0IuoG+yJDIpxuanQfiYYeNdsPCcdoSKT8mDsPgH5FswUtxJklO/Zk1qPDRosv i34CEjd5tW7PMOXrfYs0KeLKWuSfwyz+tmzNQt1J92Xp7BirVGouOAEta4jPXaw9aNjZ ROKsX9FAyw/7waTehBVS/rQqcQjS5vUYcOqB3v+ChXsvBiIujzOg/YZ6WngRUYbVgZSc H2fQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784415580; x=1785020380; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=nrsZU7xmwPEwCAxaerhGVSMGdHSwQ31e0Kr0BYK+OpM=; b=W68SASWDKmS6F3Wd6nYSjjK6+lXl6hhVQabFR2izKXK7obvompikW1dxbZjnESxA6n lUCFWh4W39260RXa1EPJVkHgCefZ6cmAYcK+a8IazJAHFa0dIiBUGjAXGTKfgC/C/VDo hO7bDhJkf223oSaNQ1HR3CWjoqSgN/eEgImF6c/xSXK4+fC9/YPJanjT0mWhXGyN/MCW n2T2rUVyWUTp6HOJBretn2FDFZkI63bYZ+8sBVBtmy2t2QYmcQ93pQWpC4T4t0tu9SEp Cocew8sgGaMl5HVZa/uTezu/8Vq3RAffef9ZHqTVQIG8eJNjafaw+fShCuzK6b4/fxY4 TsGQ== X-Forwarded-Encrypted: i=1; AHgh+RrZh1vSTm70qOr/iNAcseKN43LpfIe3RIlPNLijQIW5xcNtwYICIHpg+vnHYx7YC/YH3IKxTQ8OhUXO@vger.kernel.org X-Gm-Message-State: AOJu0YzMY1UToUJ4/Bo0vSz43u/7bkaJ/Uv062ZG8g+NdUmrZjssMV0K uKMdGp0O5Hi8a7ENh5jHfxJE45mgQtNN+EAs0m4vAso9qUnGLwt8vl3hiM0z8ayzfG/vz5JoQz/ w0R0ch+9Oz+fGGon+/OcsPUz3GJ8c+dLLcTzZzUicjTO2hPsXK2eJEvP5iTH1GKv1 X-Gm-Gg: AfdE7clUJx+36LtHueiRPkRi5BGFgmRhVYSHd98L+uxNHfUBHy/IWVMwEUAhvLoicDl oTl2oiF4awifpvpvFvImYwR7D7B8diqqNh2/HU0D5kjb/dtcidGCfkrmPlTVGc/zs5lAqkoV580 JPIghW7/DUFFqgGKnDhlxo+BYQacS25HCZsrBCPYAsUGZtiL486I50kZgjGIh4J4Ag+bOvMu429 2ODc3uUPuQVouo+5uxq9C3NbzFrU1XZk97vgbK4EZvZkLLNrO25H7rwsmMGPqq9Eo/znOTCoqqM sEJYQuqlRLei/Pr1IX5vOCc5snZL3aJzTz9FGlDmcqjP3YuIv8TJDwHt4duD8FB4ckhT0ixKBuC 9Hqzat6aZ0c8ZScAL X-Received: by 2002:a05:6a00:a257:b0:846:f517:ba5a with SMTP id d2e1a72fcca58-84c2927bf51mr8475794b3a.28.1784415579549; Sat, 18 Jul 2026 15:59:39 -0700 (PDT) X-Received: by 2002:a05:6a00:a257:b0:846:f517:ba5a with SMTP id d2e1a72fcca58-84c2927bf51mr8475774b3a.28.1784415578990; Sat, 18 Jul 2026 15:59:38 -0700 (PDT) Received: from jic23-huawei ([50.35.46.84]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84c2adc5307sm3383434b3a.16.2026.07.18.15.59.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jul 2026 15:59:38 -0700 (PDT) Date: Sat, 18 Jul 2026 23:59:34 +0100 From: Jonathan Cameron To: Chris Morgan Cc: linux-iio@vger.kernel.org, andy@kernel.org, nuno.sa@analog.com, dlechner@baylibre.com, jean-baptiste.maneyrol@tdk.com, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, heiko@sntech.de, conor+dt@kernel.org, krzk+dt@kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, Chris Morgan Subject: Re: [PATCH V17 8/9] iio: imu: inv_icm42607: Add Temp Support in icm42607 Message-ID: <20260718235923.34ee1020@jic23-huawei> In-Reply-To: <20260716182637.24310-9-macroalpha82@gmail.com> References: <20260716182637.24310-1-macroalpha82@gmail.com> <20260716182637.24310-9-macroalpha82@gmail.com> X-Mailer: Claws Mail 4.4.0 (GTK 3.24.52; x86_64-pc-linux-gnu) Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE4MDI0MSBTYWx0ZWRfX5S2zz+jRnsLM 1eGJloxNXBPcIYcT4QPoywMJqAACHIUBrrcskQXcFHuHJZA9ZUSmxQPUrA4y8PqJA2Lht1txq6e 6SgELmZInHwl/JdEqiAXa8xEK9ezWb0= X-Proofpoint-GUID: dQJougPT4jmxgPT9ne3dIaaGx5-t3p48 X-Proofpoint-ORIG-GUID: dQJougPT4jmxgPT9ne3dIaaGx5-t3p48 X-Authority-Analysis: v=2.4 cv=a+sAM0SF c=1 sm=1 tr=0 ts=6a5c055c cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=qC1CW/w66vtJz1P9yTJxNA==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=c92rfblmAAAA:8 a=pGLkceISAAAA:8 a=69EAbJreAAAA:8 a=s1U8IrETRtjjiv8cXCcA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=GvGzcOZaWPEFPQC_NcjD:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE4MDI0MSBTYWx0ZWRfX9y6tQaRps6gv 1HLx3U9dbuWrw4kYpEL2MjaJeQQKmD0/UnkvLIogzrCELPxfvA0XBMEgV8KmFmcXd8tS3xzI1vr Eirs4BBM2RagWAQzSKzPO0OWNV0ueX83/hhc7yAOA9z//LNbGLuQud7U1ptVssWr9nh0EYUtF0c k3GSkQ0UEIZu0DI28bLlOacIblXUUgNfjxmHRDFECbZ6XWpvJ/ohD9gYvRJIKoJxLzT4AYT26uv +xG4qkDb0EVAEiYtJ2cMSA0sttNEKrHWtYGNQDyzQrPD5i7Xhs7hCZNHjTmINk3D8GGY4+9GjM0 lVsQImG4hR6VA4L5rBJ6Non60s5PW8p77kz+WlkTWK5APlph0KBNF1E7vuHRoKiF02fcqzj8ueM IMFpLtD/eXwJnYww303+3D+0DEI8tFcUXd8Ox0duliiKP1kLwLqqSO7HkTOcJ+xbUabXJtYS1PK D1jcRyKl+yHfJkvB47Q== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-18_06,2026-07-17_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 clxscore=1015 impostorscore=0 malwarescore=0 spamscore=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 adultscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607180241 On Thu, 16 Jul 2026 13:26:35 -0500 Chris Morgan wrote: > From: Chris Morgan >=20 > Add functions for reading temperature sensor data. Hi Chris Before I take a look myself. Sashiko did have a comment on this one that looks valid to me https://sashiko.dev/#/patchset/20260716182637.24310-1-macroalpha82%40gmail.= com See comments on the the IIO_TEMP vs IIO_CHAN_INFO_RAW below. The suspend one is interesting but definitely not something I'd insist on fixing. Might need some thought if you actually want suspend to work in all cases. Jonathan >=20 > Signed-off-by: Chris Morgan > --- > drivers/iio/imu/inv_icm42607/Makefile | 1 + > .../iio/imu/inv_icm42607/inv_icm42607_accel.c | 6 ++ > .../iio/imu/inv_icm42607/inv_icm42607_gyro.c | 6 ++ > .../iio/imu/inv_icm42607/inv_icm42607_temp.c | 98 +++++++++++++++++++ > .../iio/imu/inv_icm42607/inv_icm42607_temp.h | 38 +++++++ > 5 files changed, 149 insertions(+) > create mode 100644 drivers/iio/imu/inv_icm42607/inv_icm42607_temp.c > create mode 100644 drivers/iio/imu/inv_icm42607/inv_icm42607_temp.h >=20 > diff --git a/drivers/iio/imu/inv_icm42607/Makefile b/drivers/iio/imu/inv_= icm42607/Makefile > index 8e73385c8f4b..7b907e019601 100644 > --- a/drivers/iio/imu/inv_icm42607/Makefile > +++ b/drivers/iio/imu/inv_icm42607/Makefile > @@ -4,6 +4,7 @@ obj-$(CONFIG_INV_ICM42607) +=3D inv-icm42607.o > inv-icm42607-y +=3D inv_icm42607_core.o > inv-icm42607-y +=3D inv_icm42607_gyro.o > inv-icm42607-y +=3D inv_icm42607_accel.o > +inv-icm42607-y +=3D inv_icm42607_temp.o > =20 > obj-$(CONFIG_INV_ICM42607_I2C) +=3D inv-icm42607-i2c.o > inv-icm42607-i2c-y +=3D inv_icm42607_i2c.o > diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c b/drivers/= iio/imu/inv_icm42607/inv_icm42607_accel.c > index 7bb67f232d19..9a44a180e5cc 100644 > --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c > +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c > @@ -15,6 +15,7 @@ > #include > =20 > #include "inv_icm42607.h" > +#include "inv_icm42607_temp.h" > =20 > #define INV_ICM42607_ACCEL_CHAN(_modifier, _index, _ext_info) \ > { \ > @@ -40,6 +41,7 @@ enum inv_icm42607_accel_scan { > INV_ICM42607_ACCEL_SCAN_X, > INV_ICM42607_ACCEL_SCAN_Y, > INV_ICM42607_ACCEL_SCAN_Z, > + INV_ICM42607_ACCEL_SCAN_TEMP, > }; > =20 > static const struct iio_chan_spec_ext_info inv_icm42607_accel_ext_infos[= ] =3D { > @@ -54,6 +56,7 @@ static const struct iio_chan_spec inv_icm42607_accel_ch= annels[] =3D { > inv_icm42607_accel_ext_infos), > INV_ICM42607_ACCEL_CHAN(IIO_MOD_Z, INV_ICM42607_ACCEL_SCAN_Z, > inv_icm42607_accel_ext_infos), > + INV_ICM42607_TEMP_CHAN(INV_ICM42607_ACCEL_SCAN_TEMP), > }; > =20 > static const int inv_icm42607_accel_scale_nano[][2] =3D { > @@ -186,6 +189,9 @@ static int inv_icm42607_accel_read_raw(struct iio_dev= *indio_dev, > =20 > switch (mask) { > case IIO_CHAN_INFO_RAW: > + if (chan->type =3D=3D IIO_TEMP) > + return inv_icm42607_temp_read_raw(indio_dev, chan, So this only gets called if mask is IIO_CHAN_INFO_RAW but look at what is i= mplemented... Sashiko suggeted this should be outside the switch and that looks correct to me as well. > + val, val2, mask); > ret =3D inv_icm42607_read_sensor(indio_dev, chan, &data); > if (ret) > return ret; > diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_gyro.c b/drivers/i= io/imu/inv_icm42607/inv_icm42607_gyro.c > index 923d47d096bd..fa6e65c7ab6b 100644 > --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_gyro.c > +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_gyro.c > @@ -15,6 +15,7 @@ > #include > =20 > #include "inv_icm42607.h" > +#include "inv_icm42607_temp.h" > =20 > #define INV_ICM42607_GYRO_CHAN(_modifier, _index, _ext_info) \ > { \ > @@ -40,6 +41,7 @@ enum inv_icm42607_gyro_scan { > INV_ICM42607_GYRO_SCAN_X, > INV_ICM42607_GYRO_SCAN_Y, > INV_ICM42607_GYRO_SCAN_Z, > + INV_ICM42607_GYRO_SCAN_TEMP, > }; > =20 > static const struct iio_chan_spec_ext_info inv_icm42607_gyro_ext_infos[]= =3D { > @@ -54,6 +56,7 @@ static const struct iio_chan_spec inv_icm42607_gyro_cha= nnels[] =3D { > inv_icm42607_gyro_ext_infos), > INV_ICM42607_GYRO_CHAN(IIO_MOD_Z, INV_ICM42607_GYRO_SCAN_Z, > inv_icm42607_gyro_ext_infos), > + INV_ICM42607_TEMP_CHAN(INV_ICM42607_GYRO_SCAN_TEMP), > }; > =20 > static const int inv_icm42607_gyro_scale_nano[][2] =3D { > @@ -183,6 +186,9 @@ static int inv_icm42607_gyro_read_raw(struct iio_dev = *indio_dev, > =20 > switch (mask) { > case IIO_CHAN_INFO_RAW: > + if (chan->type =3D=3D IIO_TEMP) > + return inv_icm42607_temp_read_raw(indio_dev, chan, > + val, val2, mask); > ret =3D inv_icm42607_read_sensor(indio_dev, chan, &data); > if (ret) > return ret; > diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_temp.c b/drivers/i= io/imu/inv_icm42607/inv_icm42607_temp.c > new file mode 100644 > index 000000000000..8681ef2b49e2 > --- /dev/null > +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_temp.c > @@ -0,0 +1,98 @@ > +// SPDX-License-Identifier: GPL-2.0-or-later > +/* > + * Copyright (C) 2026 InvenSense, Inc. > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include "inv_icm42607.h" > +#include "inv_icm42607_temp.h" > + > +static int inv_icm42607_temp_read(struct inv_icm42607_state *st, s16 *te= mp) > +{ > + struct inv_icm42607_sensor_conf conf =3D INV_ICM42607_SENSOR_CONF_INIT; > + struct device *dev =3D regmap_get_device(st->map); > + int ret, gyro_mode, accel_mode; > + unsigned int val; > + u8 raw[2]; > + > + PM_RUNTIME_ACQUIRE_AUTOSUSPEND(dev, pm); > + ret =3D PM_RUNTIME_ACQUIRE_ERR(&pm); > + if (ret) > + return ret; > + > + guard(mutex)(&st->lock); > + > + /* > + * Check if both the gyro and accel are off and if so, enable one > + * of them. The temp sensor cannot be read if both the gyro and > + * accel sensor are off. Prefer to enable the accel over the gyro > + * as the datasheet says the gyro uses 5x more power and it has > + * a minimum run time of 45ms. > + */ > + ret =3D regmap_read(st->map, INV_ICM42607_REG_PWR_MGMT0, &val); > + if (ret) > + return ret; > + > + accel_mode =3D FIELD_GET(INV_ICM42607_PWR_MGMT0_ACCEL_MODE_MASK, val); > + gyro_mode =3D FIELD_GET(INV_ICM42607_PWR_MGMT0_GYRO_MODE_MASK, val); > + if (!gyro_mode && !accel_mode) { > + /* enable accel sensor */ > + conf.mode =3D INV_ICM42607_SENSOR_MODE_LOW_NOISE; > + ret =3D inv_icm42607_set_sensor_conf(st, &conf, IIO_ACCEL); > + if (ret) > + return ret; > + } > + > + ret =3D regmap_bulk_read(st->map, INV_ICM42607_REG_TEMP_DATA1, > + raw, sizeof(raw)); > + if (ret) > + return ret; > + > + *temp =3D get_unaligned_be16(raw); > + if (*temp =3D=3D INV_ICM42607_DATA_INVALID) > + return -EINVAL; > + > + return 0; > +} > + > +int inv_icm42607_temp_read_raw(struct iio_dev *indio_dev, > + struct iio_chan_spec const *chan, > + int *val, int *val2, long mask) > +{ > + struct inv_icm42607_state *st =3D iio_device_get_drvdata(indio_dev); > + s16 temp; > + int ret; > + > + switch (mask) { > + case IIO_CHAN_INFO_RAW: Only this case is ever called. (Sashiko pointed this out). > + ret =3D inv_icm42607_temp_read(st, &temp); > + if (ret) > + return ret; > + *val =3D temp; > + return IIO_VAL_INT; > + /* > + * T=C2=B0C =3D (temp / 128) + 25 > + * Tm=C2=B0C =3D 1000 * ((temp * 100 / 12800) + 25) > + * scale: 100000 / 12800 ~=3D 7.8125 > + * offset: 3200 > + */ > + case IIO_CHAN_INFO_SCALE: > + *val =3D 7; > + *val2 =3D 812500000; > + return IIO_VAL_INT_PLUS_NANO; > + case IIO_CHAN_INFO_OFFSET: > + *val =3D 3200; > + return IIO_VAL_INT; > + default: > + return -EINVAL; > + } > +} > diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_temp.h b/drivers/i= io/imu/inv_icm42607/inv_icm42607_temp.h > new file mode 100644 > index 000000000000..18499b4d0b94 > --- /dev/null > +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_temp.h > @@ -0,0 +1,38 @@ > +/* SPDX-License-Identifier: GPL-2.0-or-later */ > +/* > + * Copyright (C) 2026 InvenSense, Inc. > + */ > + > +#ifndef INV_ICM42607_TEMP_H_ > +#define INV_ICM42607_TEMP_H_ > + > +#include > + > +struct iio_dev; > +struct iio_chan_spec; > + > +#define INV_ICM42607_TEMP_CHAN(_index) \ > +{ \ > + .type =3D IIO_TEMP, \ > + .info_mask_separate =3D \ > + BIT(IIO_CHAN_INFO_RAW) | \ > + BIT(IIO_CHAN_INFO_OFFSET) | \ > + BIT(IIO_CHAN_INFO_SCALE), \ > + .info_mask_shared_by_all =3D \ > + BIT(IIO_CHAN_INFO_SAMP_FREQ), \ > + .info_mask_shared_by_all_available =3D \ > + BIT(IIO_CHAN_INFO_SAMP_FREQ), \ > + .scan_index =3D _index, \ > + .scan_type =3D { \ > + .sign =3D 's', \ > + .realbits =3D 16, \ > + .storagebits =3D 16, \ > + .endianness =3D IIO_BE, \ > + }, \ > +} > + > +int inv_icm42607_temp_read_raw(struct iio_dev *indio_dev, > + struct iio_chan_spec const *chan, > + int *val, int *val2, long mask); > + > +#endif