From: Shawn Guo <shengchao.guo@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>
Cc: Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bartosz Golaszewski <brgl@kernel.org>,
Dhruvin Rajpura <drajpura@qti.qualcomm.com>,
Anandu Krishnan E <anandu.e@oss.qualcomm.com>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Shawn Guo <shengchao.guo@oss.qualcomm.com>
Subject: [PATCH 1/6] arm64: dts: qcom: nord: Add support for ADSP and CDSPs
Date: Mon, 31 Aug 2026 11:20:58 +0800 [thread overview]
Message-ID: <20260831032103.341633-2-shengchao.guo@oss.qualcomm.com> (raw)
In-Reply-To: <20260831032103.341633-1-shengchao.guo@oss.qualcomm.com>
Add device tree nodes to support ADSP (HPASS DSP) and CDSPs remoteproc
on Nord SoC.
This includes:
- SMEM memory reservation used by the inter-processor communication
infrastructure
- IPCC mailbox controller for inter-processor signalling
- AOSS QMP node for load state power management
- SMP2P nodes providing stop control and fault/crash interrupt signals
- Remoteproc nodes with a GLINK edge and FastRPC compute contexts for
userspace offload
The embedded variant specific power domains, XO clock, and interconnect
paths are filled in nord-embedded.dtsi.
Signed-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com>
---
arch/arm64/boot/dts/qcom/nord-embedded.dtsi | 63 ++
arch/arm64/boot/dts/qcom/nord-ipcc.h | 144 ++++
arch/arm64/boot/dts/qcom/nord.dtsi | 884 ++++++++++++++++++++
3 files changed, 1091 insertions(+)
create mode 100644 arch/arm64/boot/dts/qcom/nord-ipcc.h
diff --git a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi b/arch/arm64/boot/dts/qcom/nord-embedded.dtsi
index 1a2f61a2c952..a03ee16c9cff 100644
--- a/arch/arm64/boot/dts/qcom/nord-embedded.dtsi
+++ b/arch/arm64/boot/dts/qcom/nord-embedded.dtsi
@@ -363,6 +363,69 @@ &qupv3_2 {
"s-ahb";
};
+&remoteproc_adsp {
+ clocks = <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "xo";
+ interconnects = <&hpass_ag_noc MASTER_HPASS_PROC_0 QCOM_ICC_TAG_ALWAYS
+ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+ power-domains = <&rpmhpd RPMHPD_CX>,
+ <&rpmhpd RPMHPD_MX>;
+ power-domain-names = "cx",
+ "mx";
+};
+
+&remoteproc_cdsp0 {
+ clocks = <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "xo";
+ interconnects = <&nsp_data_noc_0 MASTER_NSP0_PROC QCOM_ICC_TAG_ALWAYS
+ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+ power-domains = <&rpmhpd RPMHPD_CX>,
+ <&rpmhpd RPMHPD_NMXC>,
+ <&rpmhpd RPMHPD_NSP0>;
+ power-domain-names = "cx",
+ "mx",
+ "nsp";
+};
+
+&remoteproc_cdsp1 {
+ clocks = <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "xo";
+ interconnects = <&nsp_data_noc_1 MASTER_NSP1_PROC QCOM_ICC_TAG_ALWAYS
+ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+ power-domains = <&rpmhpd RPMHPD_CX>,
+ <&rpmhpd RPMHPD_NMXC>,
+ <&rpmhpd RPMHPD_NSP1>;
+ power-domain-names = "cx",
+ "mx",
+ "nsp";
+};
+
+&remoteproc_cdsp2 {
+ clocks = <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "xo";
+ interconnects = <&nsp_data_noc_2 MASTER_NSP2_PROC QCOM_ICC_TAG_ALWAYS
+ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+ power-domains = <&rpmhpd RPMHPD_CX>,
+ <&rpmhpd RPMHPD_NMXC>,
+ <&rpmhpd RPMHPD_NSP2>;
+ power-domain-names = "cx",
+ "mx",
+ "nsp";
+};
+
+&remoteproc_cdsp3 {
+ clocks = <&rpmhcc RPMH_CXO_CLK>;
+ clock-names = "xo";
+ interconnects = <&nsp_data_noc_3 MASTER_NSP3_PROC QCOM_ICC_TAG_ALWAYS
+ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
+ power-domains = <&rpmhpd RPMHPD_CX>,
+ <&rpmhpd RPMHPD_NMXC>,
+ <&rpmhpd RPMHPD_NSP3>;
+ power-domain-names = "cx",
+ "mx",
+ "nsp";
+};
+
&spi0 {
clocks = <&segcc SE_GCC_QUPV3_WRAP0_S0_CLK>;
clock-names = "se";
diff --git a/arch/arm64/boot/dts/qcom/nord-ipcc.h b/arch/arm64/boot/dts/qcom/nord-ipcc.h
new file mode 100644
index 000000000000..8bf9b0875b6d
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/nord-ipcc.h
@@ -0,0 +1,144 @@
+/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
+/*
+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+ */
+
+#ifndef __DTS_NORD_IPCC_H
+#define __DTS_NORD_IPCC_H
+
+/* Physical client IDs */
+#define IPCC_MPROC_AOP 0
+#define IPCC_MPROC_TZ 1
+#define IPCC_MPROC_ADSP0 2
+#define IPCC_MPROC_NSP0 3
+#define IPCC_MPROC_NSP1 4
+#define IPCC_MPROC_NSP2 5
+#define IPCC_MPROC_NSP3 6
+#define IPCC_MPROC_APSS_NS0 7
+#define IPCC_MPROC_APSS_NS1 8
+#define IPCC_MPROC_APSS_NS2 9
+#define IPCC_MPROC_APSS_NS3 10
+#define IPCC_MPROC_ADSP1 11
+#define IPCC_MPROC_ADSP2 12
+#define IPCC_MPROC_APSS_NS4 13
+#define IPCC_MPROC_SOCCP 15
+#define IPCC_MPROC_CPUCP 16
+#define IPCC_MPROC_A78CSS 17
+#define IPCC_MPROC_TMESS 18
+#define IPCC_MPROC_SAIL0 19
+#define IPCC_MPROC_SAIL1 20
+#define IPCC_MPROC_SAIL2 21
+#define IPCC_MPROC_SAIL3 22
+#define IPCC_MPROC_SAIL4 23
+#define IPCC_MPROC_SAIL5 24
+
+#define IPCC_COMPUTE_L0_ADSP0 0
+#define IPCC_COMPUTE_L0_NSP0 1
+#define IPCC_COMPUTE_L0_NSP1 2
+#define IPCC_COMPUTE_L0_NSP2 3
+#define IPCC_COMPUTE_L0_NSP3 4
+#define IPCC_COMPUTE_L0_APSS_NS0 5
+#define IPCC_COMPUTE_L0_GPU0 6
+#define IPCC_COMPUTE_L0_APSS_NS1 7
+#define IPCC_COMPUTE_L0_APSS_NS2 8
+#define IPCC_COMPUTE_L0_APSS_NS3 9
+#define IPCC_COMPUTE_L0_CVP 10
+#define IPCC_COMPUTE_L0_ICP0 11
+#define IPCC_COMPUTE_L0_ICP1 12
+#define IPCC_COMPUTE_L0_VPU 13
+#define IPCC_COMPUTE_L0_DPU0 14
+#define IPCC_COMPUTE_L0_DPU1 15
+#define IPCC_COMPUTE_L0_ADSP1 16
+#define IPCC_COMPUTE_L0_ADSP2 17
+#define IPCC_COMPUTE_L0_APSS_NS4 18
+#define IPCC_COMPUTE_L0_SOCCP 20
+#define IPCC_COMPUTE_L0_SAIL0 21
+#define IPCC_COMPUTE_L0_SAIL1 22
+#define IPCC_COMPUTE_L0_SAIL2 23
+#define IPCC_COMPUTE_L0_SAIL3 24
+#define IPCC_COMPUTE_L0_SAIL4 25
+#define IPCC_COMPUTE_L0_SAIL5 26
+#define IPCC_COMPUTE_L0_IPA 27
+#define IPCC_COMPUTE_L0_GPU1 28
+
+#define IPCC_COMPUTE_L1_ADSP0 0
+#define IPCC_COMPUTE_L1_NSP0 1
+#define IPCC_COMPUTE_L1_NSP1 2
+#define IPCC_COMPUTE_L1_NSP2 3
+#define IPCC_COMPUTE_L1_NSP3 4
+#define IPCC_COMPUTE_L1_APSS_NS0 5
+#define IPCC_COMPUTE_L1_GPU0 6
+#define IPCC_COMPUTE_L1_APSS_NS1 7
+#define IPCC_COMPUTE_L1_APSS_NS2 8
+#define IPCC_COMPUTE_L1_APSS_NS3 9
+#define IPCC_COMPUTE_L1_CVP 10
+#define IPCC_COMPUTE_L1_ICP0 11
+#define IPCC_COMPUTE_L1_ICP1 12
+#define IPCC_COMPUTE_L1_VPU 13
+#define IPCC_COMPUTE_L1_DPU0 14
+#define IPCC_COMPUTE_L1_DPU1 15
+#define IPCC_COMPUTE_L1_ADSP1 16
+#define IPCC_COMPUTE_L1_ADSP2 17
+#define IPCC_COMPUTE_L1_APSS_NS4 18
+#define IPCC_COMPUTE_L1_SOCCP 20
+#define IPCC_COMPUTE_L1_SAIL0 21
+#define IPCC_COMPUTE_L1_SAIL1 22
+#define IPCC_COMPUTE_L1_SAIL2 23
+#define IPCC_COMPUTE_L1_SAIL3 24
+#define IPCC_COMPUTE_L1_SAIL4 25
+#define IPCC_COMPUTE_L1_SAIL5 26
+#define IPCC_COMPUTE_L1_IPA 27
+#define IPCC_COMPUTE_L1_GPU1 28
+
+#define IPCC_PERIPH_ADSP0 0
+#define IPCC_PERIPH_NSP0 1
+#define IPCC_PERIPH_NSP1 2
+#define IPCC_PERIPH_NSP2 3
+#define IPCC_PERIPH_NSP3 4
+#define IPCC_PERIPH_APSS_NS0 5
+#define IPCC_PERIPH_PCIE0 6
+#define IPCC_PERIPH_PCIE1 7
+#define IPCC_PERIPH_APSS_NS1 8
+#define IPCC_PERIPH_APSS_NS2 9
+#define IPCC_PERIPH_APSS_NS3 10
+#define IPCC_PERIPH_ADSP1 11
+#define IPCC_PERIPH_ADSP2 12
+#define IPCC_PERIPH_APSS_NS4 13
+
+#define IPCC_FENCE_ADSP0 0
+#define IPCC_FENCE_NSP0 1
+#define IPCC_FENCE_NSP1 2
+#define IPCC_FENCE_NSP2 3
+#define IPCC_FENCE_NSP3 4
+#define IPCC_FENCE_APSS_NS0 5
+#define IPCC_FENCE_GPU0 6
+#define IPCC_FENCE_APSS_NS1 7
+#define IPCC_FENCE_APSS_NS2 8
+#define IPCC_FENCE_APSS_NS3 9
+#define IPCC_FENCE_CVP 10
+#define IPCC_FENCE_ICP0 11
+#define IPCC_FENCE_ICP1 12
+#define IPCC_FENCE_CAM_ENG0 13
+#define IPCC_FENCE_CAM_ENG1 14
+#define IPCC_FENCE_CAM_ENG2 15
+#define IPCC_FENCE_CAM_ENG3 16
+#define IPCC_FENCE_CAM_ENG4 17
+#define IPCC_FENCE_CAM_ENG5 18
+#define IPCC_FENCE_CAM_ENG6 19
+#define IPCC_FENCE_CAM_ENG7 20
+#define IPCC_FENCE_CAM_ENG8 21
+#define IPCC_FENCE_CAM_ENG9 22
+#define IPCC_FENCE_CAM_ENG10 23
+#define IPCC_FENCE_CAM_ENG11 24
+#define IPCC_FENCE_CAM_ENG12 25
+#define IPCC_FENCE_VPU 26
+#define IPCC_FENCE_DPU0 27
+#define IPCC_FENCE_DPU1 28
+#define IPCC_FENCE_ADSP1 29
+#define IPCC_FENCE_ADSP2 30
+#define IPCC_FENCE_APSS_NS4 31
+#define IPCC_FENCE_SOCCP 33
+#define IPCC_FENCE_IPA 34
+#define IPCC_FENCE_GPU1 35
+
+#endif
diff --git a/arch/arm64/boot/dts/qcom/nord.dtsi b/arch/arm64/boot/dts/qcom/nord.dtsi
index e0496fd40c30..03703324f487 100644
--- a/arch/arm64/boot/dts/qcom/nord.dtsi
+++ b/arch/arm64/boot/dts/qcom/nord.dtsi
@@ -4,6 +4,9 @@
*/
#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/mailbox/qcom-ipcc.h>
+
+#include "nord-ipcc.h"
/ {
interrupt-parent = <&intc>;
@@ -685,6 +688,13 @@ qdss_apps_mem: qdss-apps-region@87b00000 {
no-map;
};
+ smem_mem: smem@89b00000 {
+ compatible = "qcom,smem";
+ reg = <0x0 0x89b00000 0x0 0x400000>;
+ no-map;
+ hwlocks = <&tcsr_mutex 3>;
+ };
+
global_sync_mem: global-sync-region@89f00000 {
reg = <0x0 0x89f00000 0x0 0x400000>;
no-map;
@@ -902,6 +912,117 @@ dump_mem: mem-dump-region {
};
};
+ smp2p-adsp {
+ compatible = "qcom,smp2p";
+ interrupts-extended = <&ipcc0 IPCC_MPROC_ADSP0
+ IPCC_MPROC_SIGNAL_SMP2P
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_ADSP0
+ IPCC_MPROC_SIGNAL_SMP2P>;
+ qcom,smem = <443>, <429>;
+ qcom,local-pid = <0>;
+ qcom,remote-pid = <2>;
+
+ smp2p_adsp_out: master-kernel {
+ qcom,entry-name = "master-kernel";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ smp2p_adsp_in: slave-kernel {
+ qcom,entry-name = "slave-kernel";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+
+ smp2p-cdsp0 {
+ compatible = "qcom,smp2p";
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP0
+ IPCC_MPROC_SIGNAL_SMP2P
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP0 IPCC_MPROC_SIGNAL_SMP2P>;
+ qcom,smem = <94>, <432>;
+ qcom,local-pid = <0>;
+ qcom,remote-pid = <5>;
+
+ smp2p_cdsp0_out: master-kernel {
+ qcom,entry-name = "master-kernel";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ smp2p_cdsp0_in: slave-kernel {
+ qcom,entry-name = "slave-kernel";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+
+ smp2p-cdsp1 {
+ compatible = "qcom,smp2p";
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP1
+ IPCC_MPROC_SIGNAL_SMP2P
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP1 IPCC_MPROC_SIGNAL_SMP2P>;
+ qcom,smem = <617>, <616>;
+ qcom,local-pid = <0>;
+ qcom,remote-pid = <69>;
+
+ smp2p_cdsp1_out: master-kernel {
+ qcom,entry-name = "master-kernel";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ smp2p_cdsp1_in: slave-kernel {
+ qcom,entry-name = "slave-kernel";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+
+ smp2p-cdsp2 {
+ compatible = "qcom,smp2p";
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP2
+ IPCC_MPROC_SIGNAL_SMP2P
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP2 IPCC_MPROC_SIGNAL_SMP2P>;
+ qcom,smem = <617>, <616>;
+ qcom,local-pid = <0>;
+ qcom,remote-pid = <133>;
+
+ smp2p_cdsp2_out: master-kernel {
+ qcom,entry-name = "master-kernel";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ smp2p_cdsp2_in: slave-kernel {
+ qcom,entry-name = "slave-kernel";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+
+ smp2p-cdsp3 {
+ compatible = "qcom,smp2p";
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP3
+ IPCC_MPROC_SIGNAL_SMP2P
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP3 IPCC_MPROC_SIGNAL_SMP2P>;
+ qcom,smem = <617>, <616>;
+ qcom,local-pid = <0>;
+ qcom,remote-pid = <197>;
+
+ smp2p_cdsp3_out: master-kernel {
+ qcom,entry-name = "master-kernel";
+ #qcom,smem-state-cells = <1>;
+ };
+
+ smp2p_cdsp3_in: slave-kernel {
+ qcom,entry-name = "slave-kernel";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+
soc: soc@0 {
compatible = "simple-bus";
#address-cells = <2>;
@@ -1518,6 +1639,103 @@ tcsr: syscon@1f60000 {
reg = <0x0 0x01f60000 0x0 0xa0000>;
};
+ remoteproc_adsp: remoteproc@4c00000 {
+ compatible = "qcom,nord-adsp-pas";
+ reg = <0x0 0x04c00000 0x0 0x10000>;
+
+ interrupts-extended = <&intc GIC_SPI 159 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_adsp_in 7 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "wdog",
+ "fatal",
+ "ready",
+ "handover",
+ "stop-ack",
+ "shutdown-ack";
+
+ memory-region = <&hpass_dsp0_mem>,
+ <&hpass_dsp0_dtb_mem>;
+
+ qcom,qmp = <&aoss_qmp>;
+
+ qcom,smem-states = <&smp2p_adsp_out 0>;
+ qcom,smem-state-names = "stop";
+
+ status = "disabled";
+
+ glink-edge {
+ interrupts-extended = <&ipcc0 IPCC_MPROC_ADSP0
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_ADSP0
+ IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ qcom,remote-pid = <2>;
+ label = "adsp";
+
+ fastrpc {
+ compatible = "qcom,nord-fastrpc",
+ "qcom,kaanapali-fastrpc";
+ qcom,glink-channels = "fastrpcglink-apps-dsp";
+ label = "adsp";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compute-cb@3 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <3>;
+ iommus = <&apps_smmu_0 0x09e3 0x0000>,
+ <&apps_smmu_0 0x0a43 0x0020>,
+ <&apps_smmu_0 0x0a63 0x0020>,
+ <&apps_smmu_0 0x0a83 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@4 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <4>;
+ iommus = <&apps_smmu_0 0x09e4 0x0000>,
+ <&apps_smmu_0 0x0a44 0x0020>,
+ <&apps_smmu_0 0x0a64 0x0020>,
+ <&apps_smmu_0 0x0a84 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@5 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <5>;
+ iommus = <&apps_smmu_0 0x09e5 0x0000>,
+ <&apps_smmu_0 0x0a45 0x0020>,
+ <&apps_smmu_0 0x0a65 0x0020>,
+ <&apps_smmu_0 0x0a85 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@6 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <6>;
+ iommus = <&apps_smmu_0 0x09e6 0x0000>,
+ <&apps_smmu_0 0x0a46 0x0020>,
+ <&apps_smmu_0 0x0a66 0x0020>,
+ <&apps_smmu_0 0x0a86 0x0000>;
+ dma-coherent;
+ };
+ };
+ };
+ };
+
+ ipcc0: mailbox@9007000 {
+ compatible = "qcom,nord-ipcc",
+ "qcom,ipcc";
+ reg = <0x0 0x09007000 0x0 0x1000>;
+ interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-controller;
+ #interrupt-cells = <3>;
+ #mbox-cells = <2>;
+ };
+
pdc: interrupt-controller@b220000 {
compatible = "qcom,nord-pdc",
"qcom,pdc";
@@ -1637,6 +1855,16 @@ tsens7: thermal-sensor@c233000 {
#thermal-sensor-cells = <1>;
};
+ aoss_qmp: power-management@c300000 {
+ compatible = "qcom,nord-aoss-qmp", "qcom,aoss-qmp";
+ reg = <0x0 0x0c300000 0x0 0x400>;
+ interrupts-extended = <&ipcc0 IPCC_MPROC_AOP
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ #clock-cells = <0>;
+ };
+
tlmm: pinctrl@f100000 {
compatible = "qcom,nord-tlmm";
reg = <0x0 0x0f100000 0x0 0xc0000>;
@@ -2071,6 +2299,662 @@ watchdog@17826000 {
clocks = <&sleep_clk>;
interrupts = <GIC_ESPI 848 IRQ_TYPE_EDGE_RISING>;
};
+
+ remoteproc_cdsp0: remoteproc@1f300000 {
+ compatible = "qcom,nord-cdsp0-pas";
+ reg = <0x0 0x1f300000 0x0 0x10000>;
+
+ interrupts-extended = <&intc GIC_SPI 499 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp0_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp0_in 1 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp0_in 2 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp0_in 3 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp0_in 7 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "wdog",
+ "fatal",
+ "ready",
+ "handover",
+ "stop-ack",
+ "shutdown-ack";
+
+ memory-region = <&cdsp0_mem>,
+ <&q6_cdsp0_dtb_mem>;
+
+ qcom,qmp = <&aoss_qmp>;
+
+ qcom,smem-states = <&smp2p_cdsp0_out 0>;
+ qcom,smem-state-names = "stop";
+
+ status = "disabled";
+
+ glink-edge {
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP0
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP0
+ IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ qcom,remote-pid = <5>;
+ label = "cdsp";
+
+ fastrpc {
+ compatible = "qcom,nord-fastrpc",
+ "qcom,kaanapali-fastrpc";
+ qcom,glink-channels = "fastrpcglink-apps-dsp";
+ label = "cdsp";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compute-cb@1 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <1>;
+ iommus = <&apps_smmu_2 0x0301 0x0040>,
+ <&apps_smmu_2 0x0341 0x0040>,
+ <&apps_smmu_2 0x0361 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@2 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <2>;
+ iommus = <&apps_smmu_2 0x0302 0x0040>,
+ <&apps_smmu_2 0x0342 0x0040>,
+ <&apps_smmu_2 0x0362 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@3 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <3>;
+ iommus = <&apps_smmu_2 0x0303 0x0040>,
+ <&apps_smmu_2 0x0343 0x0040>,
+ <&apps_smmu_2 0x0363 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@4 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <4>;
+ iommus = <&apps_smmu_2 0x0304 0x0040>,
+ <&apps_smmu_2 0x0344 0x0040>,
+ <&apps_smmu_2 0x0364 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@5 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <5>;
+ iommus = <&apps_smmu_2 0x0305 0x0000>,
+ <&apps_smmu_2 0x0345 0x0020>,
+ <&apps_smmu_2 0x0365 0x0020>;
+ dma-coherent;
+ };
+
+ compute-cb@6 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <6>;
+ iommus = <&apps_smmu_2 0x0306 0x0040>,
+ <&apps_smmu_2 0x0346 0x0040>,
+ <&apps_smmu_2 0x0366 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@7 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <7>;
+ iommus = <&apps_smmu_2 0x0307 0x0040>,
+ <&apps_smmu_2 0x0347 0x0040>,
+ <&apps_smmu_2 0x0367 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@8 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <8>;
+ iommus = <&apps_smmu_2 0x0308 0x0040>,
+ <&apps_smmu_2 0x0348 0x0040>,
+ <&apps_smmu_2 0x0368 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@9 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <9>;
+ iommus = <&apps_smmu_2 0x0309 0x0040>,
+ <&apps_smmu_2 0x0349 0x0040>,
+ <&apps_smmu_2 0x0369 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@10 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <10>;
+ iommus = <&apps_smmu_2 0x030a 0x0040>,
+ <&apps_smmu_2 0x034a 0x0040>,
+ <&apps_smmu_2 0x036a 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@11 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <11>;
+ iommus = <&apps_smmu_2 0x030b 0x0040>,
+ <&apps_smmu_2 0x034b 0x0040>,
+ <&apps_smmu_2 0x036b 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@12 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <12>;
+ iommus = <&apps_smmu_2 0x030c 0x0040>,
+ <&apps_smmu_2 0x034c 0x0040>,
+ <&apps_smmu_2 0x036c 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@13 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <13>;
+ iommus = <&apps_smmu_2 0x030d 0x0000>,
+ <&apps_smmu_2 0x034d 0x0020>,
+ <&apps_smmu_2 0x036d 0x0020>;
+ dma-coherent;
+ };
+ };
+ };
+ };
+
+ remoteproc_cdsp1: remoteproc@1f700000 {
+ compatible = "qcom,nord-cdsp1-pas";
+ reg = <0x0 0x1f700000 0x0 0x10000>;
+
+ interrupts-extended = <&intc GIC_SPI 500 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp1_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp1_in 1 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp1_in 2 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp1_in 3 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp1_in 7 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "wdog",
+ "fatal",
+ "ready",
+ "handover",
+ "stop-ack",
+ "shutdown-ack";
+
+ memory-region = <&cdsp1_mem>,
+ <&q6_cdsp1_dtb_mem>;
+
+ qcom,qmp = <&aoss_qmp>;
+
+ qcom,smem-states = <&smp2p_cdsp1_out 0>;
+ qcom,smem-state-names = "stop";
+
+ status = "disabled";
+
+ glink-edge {
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP1
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP1
+ IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ qcom,remote-pid = <69>;
+ label = "cdsp";
+
+ fastrpc {
+ compatible = "qcom,nord-fastrpc",
+ "qcom,kaanapali-fastrpc";
+ qcom,glink-channels = "fastrpcglink-apps-dsp";
+ label = "cdsp1";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compute-cb@1 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <1>;
+ iommus = <&apps_smmu_2 0x0701 0x0040>,
+ <&apps_smmu_2 0x0741 0x0040>,
+ <&apps_smmu_2 0x0761 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@2 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <2>;
+ iommus = <&apps_smmu_2 0x0702 0x0040>,
+ <&apps_smmu_2 0x0742 0x0040>,
+ <&apps_smmu_2 0x0762 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@3 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <3>;
+ iommus = <&apps_smmu_2 0x0703 0x0040>,
+ <&apps_smmu_2 0x0743 0x0040>,
+ <&apps_smmu_2 0x0763 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@4 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <4>;
+ iommus = <&apps_smmu_2 0x0704 0x0040>,
+ <&apps_smmu_2 0x0744 0x0040>,
+ <&apps_smmu_2 0x0764 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@5 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <5>;
+ iommus = <&apps_smmu_2 0x0705 0x0000>,
+ <&apps_smmu_2 0x0745 0x0020>,
+ <&apps_smmu_2 0x0765 0x0020>;
+ dma-coherent;
+ };
+
+ compute-cb@6 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <6>;
+ iommus = <&apps_smmu_2 0x0706 0x0040>,
+ <&apps_smmu_2 0x0746 0x0040>,
+ <&apps_smmu_2 0x0766 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@7 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <7>;
+ iommus = <&apps_smmu_2 0x0707 0x0040>,
+ <&apps_smmu_2 0x0747 0x0040>,
+ <&apps_smmu_2 0x0767 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@8 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <8>;
+ iommus = <&apps_smmu_2 0x0708 0x0040>,
+ <&apps_smmu_2 0x0748 0x0040>,
+ <&apps_smmu_2 0x0768 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@9 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <9>;
+ iommus = <&apps_smmu_2 0x0709 0x0040>,
+ <&apps_smmu_2 0x0749 0x0040>,
+ <&apps_smmu_2 0x0769 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@10 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <10>;
+ iommus = <&apps_smmu_2 0x070a 0x0040>,
+ <&apps_smmu_2 0x074a 0x0040>,
+ <&apps_smmu_2 0x076a 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@11 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <11>;
+ iommus = <&apps_smmu_2 0x070b 0x0040>,
+ <&apps_smmu_2 0x074b 0x0040>,
+ <&apps_smmu_2 0x076b 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@12 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <12>;
+ iommus = <&apps_smmu_2 0x070c 0x0040>,
+ <&apps_smmu_2 0x074c 0x0040>,
+ <&apps_smmu_2 0x076c 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@13 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <13>;
+ iommus = <&apps_smmu_2 0x070d 0x0000>,
+ <&apps_smmu_2 0x074d 0x0020>,
+ <&apps_smmu_2 0x076d 0x0020>;
+ dma-coherent;
+ };
+ };
+ };
+ };
+
+ remoteproc_cdsp2: remoteproc@1fb00000 {
+ compatible = "qcom,nord-cdsp2-pas";
+ reg = <0x0 0x1fb00000 0x0 0x10000>;
+
+ interrupts-extended = <&intc GIC_SPI 501 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp2_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp2_in 1 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp2_in 2 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp2_in 3 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp2_in 7 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "wdog",
+ "fatal",
+ "ready",
+ "handover",
+ "stop-ack",
+ "shutdown-ack";
+
+ memory-region = <&cdsp2_mem>,
+ <&q6_cdsp2_dtb_mem>;
+
+ qcom,qmp = <&aoss_qmp>;
+
+ qcom,smem-states = <&smp2p_cdsp2_out 0>;
+ qcom,smem-state-names = "stop";
+
+ status = "disabled";
+
+ glink-edge {
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP2
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP2
+ IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ qcom,remote-pid = <133>;
+ label = "cdsp";
+
+ fastrpc {
+ compatible = "qcom,nord-fastrpc",
+ "qcom,kaanapali-fastrpc";
+ qcom,glink-channels = "fastrpcglink-apps-dsp";
+ label = "cdsp2";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compute-cb@1 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <1>;
+ iommus = <&apps_smmu_2 0x0b01 0x0040>,
+ <&apps_smmu_2 0x0b41 0x0040>,
+ <&apps_smmu_2 0x0b61 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@2 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <2>;
+ iommus = <&apps_smmu_2 0x0b02 0x0040>,
+ <&apps_smmu_2 0x0b42 0x0040>,
+ <&apps_smmu_2 0x0b62 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@3 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <3>;
+ iommus = <&apps_smmu_2 0x0b03 0x0040>,
+ <&apps_smmu_2 0x0b43 0x0040>,
+ <&apps_smmu_2 0x0b63 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@4 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <4>;
+ iommus = <&apps_smmu_2 0x0b04 0x0040>,
+ <&apps_smmu_2 0x0b44 0x0040>,
+ <&apps_smmu_2 0x0b64 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@5 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <5>;
+ iommus = <&apps_smmu_2 0x0b05 0x0000>,
+ <&apps_smmu_2 0x0b45 0x0020>,
+ <&apps_smmu_2 0x0b65 0x0020>;
+ dma-coherent;
+ };
+
+ compute-cb@6 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <6>;
+ iommus = <&apps_smmu_2 0x0b06 0x0040>,
+ <&apps_smmu_2 0x0b46 0x0040>,
+ <&apps_smmu_2 0x0b66 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@7 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <7>;
+ iommus = <&apps_smmu_2 0x0b07 0x0040>,
+ <&apps_smmu_2 0x0b47 0x0040>,
+ <&apps_smmu_2 0x0b67 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@8 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <8>;
+ iommus = <&apps_smmu_2 0x0b08 0x0040>,
+ <&apps_smmu_2 0x0b48 0x0040>,
+ <&apps_smmu_2 0x0b68 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@9 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <9>;
+ iommus = <&apps_smmu_2 0x0b09 0x0040>,
+ <&apps_smmu_2 0x0b49 0x0040>,
+ <&apps_smmu_2 0x0b69 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@10 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <10>;
+ iommus = <&apps_smmu_2 0x0b0a 0x0040>,
+ <&apps_smmu_2 0x0b4a 0x0040>,
+ <&apps_smmu_2 0x0b6a 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@11 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <11>;
+ iommus = <&apps_smmu_2 0x0b0b 0x0040>,
+ <&apps_smmu_2 0x0b4b 0x0040>,
+ <&apps_smmu_2 0x0b6b 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@12 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <12>;
+ iommus = <&apps_smmu_2 0x0b0c 0x0040>,
+ <&apps_smmu_2 0x0b4c 0x0040>,
+ <&apps_smmu_2 0x0b6c 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@13 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <13>;
+ iommus = <&apps_smmu_2 0x0b0d 0x0000>,
+ <&apps_smmu_2 0x0b4d 0x0020>,
+ <&apps_smmu_2 0x0b6d 0x0020>;
+ dma-coherent;
+ };
+ };
+ };
+ };
+
+ remoteproc_cdsp3: remoteproc@1ff00000 {
+ compatible = "qcom,nord-cdsp3-pas";
+ reg = <0x0 0x1ff00000 0x0 0x10000>;
+
+ interrupts-extended = <&intc GIC_SPI 505 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp3_in 0 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp3_in 1 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp3_in 2 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp3_in 3 IRQ_TYPE_EDGE_RISING>,
+ <&smp2p_cdsp3_in 7 IRQ_TYPE_EDGE_RISING>;
+ interrupt-names = "wdog",
+ "fatal",
+ "ready",
+ "handover",
+ "stop-ack",
+ "shutdown-ack";
+
+ memory-region = <&cdsp3_mem>,
+ <&q6_cdsp3_dtb_mem>;
+
+ qcom,qmp = <&aoss_qmp>;
+
+ qcom,smem-states = <&smp2p_cdsp3_out 0>;
+ qcom,smem-state-names = "stop";
+
+ status = "disabled";
+
+ glink-edge {
+ interrupts-extended = <&ipcc0 IPCC_MPROC_NSP3
+ IPCC_MPROC_SIGNAL_GLINK_QMP
+ IRQ_TYPE_EDGE_RISING>;
+ mboxes = <&ipcc0 IPCC_MPROC_NSP3
+ IPCC_MPROC_SIGNAL_GLINK_QMP>;
+ qcom,remote-pid = <197>;
+ label = "cdsp";
+
+ fastrpc {
+ compatible = "qcom,nord-fastrpc",
+ "qcom,kaanapali-fastrpc";
+ qcom,glink-channels = "fastrpcglink-apps-dsp";
+ label = "cdsp3";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ compute-cb@1 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <1>;
+ iommus = <&apps_smmu_2 0x0f01 0x0040>,
+ <&apps_smmu_2 0x0f41 0x0040>,
+ <&apps_smmu_2 0x0f61 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@2 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <2>;
+ iommus = <&apps_smmu_2 0x0f02 0x0040>,
+ <&apps_smmu_2 0x0f42 0x0040>,
+ <&apps_smmu_2 0x0f62 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@3 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <3>;
+ iommus = <&apps_smmu_2 0x0f03 0x0040>,
+ <&apps_smmu_2 0x0f43 0x0040>,
+ <&apps_smmu_2 0x0f63 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@4 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <4>;
+ iommus = <&apps_smmu_2 0x0f04 0x0040>,
+ <&apps_smmu_2 0x0f44 0x0040>,
+ <&apps_smmu_2 0x0f64 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@5 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <5>;
+ iommus = <&apps_smmu_2 0x0f05 0x0000>,
+ <&apps_smmu_2 0x0f45 0x0020>,
+ <&apps_smmu_2 0x0f65 0x0020>;
+ dma-coherent;
+ };
+
+ compute-cb@6 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <6>;
+ iommus = <&apps_smmu_2 0x0f06 0x0040>,
+ <&apps_smmu_2 0x0f46 0x0040>,
+ <&apps_smmu_2 0x0f66 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@7 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <7>;
+ iommus = <&apps_smmu_2 0x0f07 0x0040>,
+ <&apps_smmu_2 0x0f47 0x0040>,
+ <&apps_smmu_2 0x0f67 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@8 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <8>;
+ iommus = <&apps_smmu_2 0x0f08 0x0040>,
+ <&apps_smmu_2 0x0f48 0x0040>,
+ <&apps_smmu_2 0x0f68 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@9 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <9>;
+ iommus = <&apps_smmu_2 0x0f09 0x0040>,
+ <&apps_smmu_2 0x0f49 0x0040>,
+ <&apps_smmu_2 0x0f69 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@10 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <10>;
+ iommus = <&apps_smmu_2 0x0f0a 0x0040>,
+ <&apps_smmu_2 0x0f4a 0x0040>,
+ <&apps_smmu_2 0x0f6a 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@11 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <11>;
+ iommus = <&apps_smmu_2 0x0f0b 0x0040>,
+ <&apps_smmu_2 0x0f4b 0x0040>,
+ <&apps_smmu_2 0x0f6b 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@12 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <12>;
+ iommus = <&apps_smmu_2 0x0f0c 0x0040>,
+ <&apps_smmu_2 0x0f4c 0x0040>,
+ <&apps_smmu_2 0x0f6c 0x0000>;
+ dma-coherent;
+ };
+
+ compute-cb@13 {
+ compatible = "qcom,fastrpc-compute-cb";
+ reg = <13>;
+ iommus = <&apps_smmu_2 0x0f0d 0x0000>,
+ <&apps_smmu_2 0x0f4d 0x0020>,
+ <&apps_smmu_2 0x0f6d 0x0020>;
+ dma-coherent;
+ };
+ };
+ };
+ };
};
arch_timer: timer {
--
2.43.0
next prev parent reply other threads:[~2026-08-31 3:21 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-31 3:20 [PATCH 0/6] arm64: dts: qcom: nord: Add remoteproc and PMIC support Shawn Guo
2026-08-31 3:20 ` Shawn Guo [this message]
2026-09-02 13:52 ` [PATCH 1/6] arm64: dts: qcom: nord: Add support for ADSP and CDSPs Konrad Dybcio
2026-09-03 3:03 ` Shawn Guo
2026-09-03 9:16 ` Konrad Dybcio
2026-08-31 3:20 ` [PATCH 2/6] arm64: dts: qcom: nord-rrd: Enable " Shawn Guo
2026-08-31 8:17 ` Abel Vesa
2026-08-31 3:21 ` [PATCH 3/6] arm64: dts: qcom: nord: Add the SPMI PMIC arbiter Shawn Guo
2026-08-31 8:16 ` Abel Vesa
2026-09-02 13:57 ` Konrad Dybcio
2026-08-31 3:21 ` [PATCH 4/6] arm64: dts: qcom: nord: Add PMAU0102 and PMM8650AU PMIC support Shawn Guo
2026-09-02 14:17 ` Konrad Dybcio
2026-09-03 6:36 ` Shawn Guo
2026-08-31 3:21 ` [PATCH 5/6] dt-bindings: arm: qcom: Document Nord Ride Embedded board Shawn Guo
2026-09-01 8:31 ` Krzysztof Kozlowski
2026-09-03 3:10 ` Shawn Guo
2026-08-31 3:21 ` [PATCH 6/6] arm64: dts: qcom: Add initial support for " Shawn Guo
2026-08-31 8:16 ` Abel Vesa
2026-09-02 14:00 ` Konrad Dybcio
2026-09-03 7:40 ` Shawn Guo
2026-09-03 7:56 ` Konrad Dybcio
2026-09-03 8:13 ` Shawn Guo
2026-09-03 8:19 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260831032103.341633-2-shengchao.guo@oss.qualcomm.com \
--to=shengchao.guo@oss.qualcomm.com \
--cc=anandu.e@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=brgl@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=drajpura@qti.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox