From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qk1-f172.google.com (mail-qk1-f172.google.com [209.85.222.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 93FE43B8130 for ; Tue, 1 Sep 2026 01:37:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788226625; cv=none; b=qAjAsGKkHSs0VvtGbN2IaNAYI5tBcRwyzKcZzs0k9yDa5HYrXG0zsrddoVtwIJoQ0eUbGOSc/6rKmSdBOza5ZRjoh1hHNo1NOaehCsYoHYFE7EMyCia4uH//IoebXSq/PZaWLUNuzCgZNs7u1D+k1EeOz1uDykXhxMmOzW+gRYY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788226625; c=relaxed/simple; bh=gfVPdtumkZbpCiDCZ2WA4Akbi4xrYN5pE0/FfAAiH8A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mV/mXlVBukSQdAknNgJN7fGcV4X6k+NWGNumrxio9yXWLhUDzhXVxWzcaj97eiluW7+V111h45AAD8eU6qPZpxW3QyAUIgP8n/f0GRdAETHXwiIPTfu7A13Ms3pYQXTusB9VQor8clWDa6hHqP9iZheJJ2i0AGqAcGglRCPH9bg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=w39fElDx; arc=none smtp.client-ip=209.85.222.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="w39fElDx" Received: by mail-qk1-f172.google.com with SMTP id af79cd13be357-9390a2c8909so295604385a.0 for ; Mon, 31 Aug 2026 18:37:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1788226620; x=1788831420; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=bpaBWipm1BW8poaZLaIxjgOiCGLP65h0iesgThD7XGQ=; b=w39fElDx2CLCUmXtZWLD3dROUG58D9jkxtmtMqemoCUiX8Q6Srb/+IR+6pigpZGwvv yaDCyuRlUdzlsdXPkX3PdKC8bAJJvw+GJSV9xfpKr3pknaKhRkQu5h+Qe7tOyFXIIty3 A7RSTxCXxRKLsCfpA1eJJpP3AdQGLLE2OkfqSqOIdWNlsnGRgIeiT3WXZfh1avC3n/Ma Y9Z7TCidgtkQGaql7lSUb8ajrqOxBsz4uRyAG1UjuexJ27oPNT3J0xr/tFPT4xmHmSyq UheXR1cwZlHz1MC6E/Zlgagn/F+bHGoivRqaDgGuCOCHlLI8mhWJ5lZwnDn5bHgWLNbJ I88w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788226620; x=1788831420; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=bpaBWipm1BW8poaZLaIxjgOiCGLP65h0iesgThD7XGQ=; b=sY7NHhEe/wWTWjPZCsManZGQbdCwV6pQEAEyneDtyR091ySSEezbJV1Gv+tZFnn+f3 hJ3HEwuNQ3VAnrbiFnalcUiFVy0dFTxgfs9yRn7XvDJ7gA6RZwrSxPoPwcfLJTeB0xbk Px53sU/V08WgBw74oysKllS+4v+A1tnD+GfmD02tuCJ8ed6a98lRkUpJ501/SNpQnxzB j6e5xx3CUNfiyrzA9I89C3YRqv4vUCe6ln5+oo/DYHGb3TtB1sg3+lWO+1IpvxWm2b9F U1zypIzUfRHJph4SrmtqWhww1SSxqO2vw/4RPH95yFbwkwyZIbWd3hqDlLPkk52VPMoM WZWQ== X-Forwarded-Encrypted: i=1; AHgh+RpAjbqS0u33Z9TFZPzuuW0axjjf6LQ5zPRWLsn/op/asQomvFYU7ZgLfTS4qzNwhJ1VyS0w5D01NNBj@vger.kernel.org X-Gm-Message-State: AFuF++lKdC1ObnttPAqWYkCgjX/ffpIOg9Dn67GhRrKZPRfb6p4TDR9u ykMTZa35fTw37ReGnMirPZyOMgra/wG+GFwMSlyARDDuJYwBopYoRZNUu1YwxcWjkUk= X-Gm-Gg: AR+sD12RIPOLWBeKZYFZc3Jpj5BTEUrRvztFBSzptWqy6zNAKtm5xUFy13oLSWWMecr QMLoE8pGTkrilUc1JTwue37Gm92TPRcvl5hv0yLs0maWP7WjpFY5HsU+BlnrkOInmVGVscG98Nu eoOVavDnwvipWjUUIQPIyZjWLOuQUTtapSyMAk6djwA6OmMrZUTtTlyC8gJ/9G1xO/bYdkRIQUB JQ5KjDbkMqO2sauUjJu4O7RHTSE3/dYCNbwJTTR9swwDYKwEMMnXZ9YMXt1gYFfi8m9Zx779I0Q G2tlrBdnCgKvUT6iijJqd3IgLAGsgL3dWKBzovu283AVA7U+JZWjFFKyKGeRvILuvT0ZzBQGJTX IqT08sRohn3QjSHLt964bRZfd7yYmtWHgLHlQ2ccuf/+gsXSTDvM0DIWBjRjX159wKlI50xv0TS Mls+vWEZjBB8UY0usEZJ+zgDst69jcANLN3FXjax2NP3KP3lWRYv8vqRgMvZvmtAph X-Received: by 2002:a05:620a:27c7:b0:934:9639:3a4 with SMTP id af79cd13be357-939481a476fmr754012685a.41.1788226620558; Mon, 31 Aug 2026 18:37:00 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id af79cd13be357-9391703a918sm919265485a.12.2026.08.31.18.36.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Aug 2026 18:37:00 -0700 (PDT) From: Alex Elder To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: mani@kernel.org, krishna.chundru@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, sushrut.trivedi@oss.qualcomm.com, umang.chheda@oss.qualcomm.com, rosh@debian.org, jsandom@axon.com, daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam , Konrad Dybcio Subject: [PATCH v2 1/6] arm64: dts: qcom: qcs6490-rb3gen2: clean up PCI function nodes Date: Mon, 31 Aug 2026 20:36:48 -0500 Message-ID: <20260901013654.1343537-2-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260901013654.1343537-1-elder@riscstar.com> References: <20260901013654.1343537-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The TC9564 SoC contains a PCIe switch with three downstream ports. The third downstream port connects to an embedded PCI endpoint, and that endpoint implements two PCI functions. The devicetree node describing those functions incorrectly includes this property: device_type = "pci"; That property should only be used for a PCI device "that implements a PCI bus", but not a PCIe function. So remove the device_type property from the nodes representing the two embedded PCI functions. Additionally, those properties contain #address-cells, #size-cells, and ranges properties. And although these properties *will* be appropriate for these functions on an RB3gen2, they are not normally used for PCI functions. So remove these properties as well; we'll include them in the commit that actually adds the pci-ep-bus sub-node to each of these PCI function nodes. Reviewed-by: Manivannan Sadhasivam Reviewed-by: Konrad Dybcio Fixes: aa7b4bbcb3a1d ("arm64: dts: qcom: qcs6490-rb3gen2: Add TC9563 PCIe switch node") Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 8 -------- 1 file changed, 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts index a13315bf0fb07..db6578f7fba51 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -956,18 +956,10 @@ pcie@3,0 { pcie@0,0 { reg = <0x50000 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; pcie@0,1 { reg = <0x50100 0x0 0x0 0x0 0x0>; - #address-cells = <3>; - #size-cells = <2>; - device_type = "pci"; - ranges; }; }; }; -- 2.53.0