From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f42.google.com (mail-pj1-f42.google.com [209.85.216.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13F8A47A880 for ; Tue, 1 Sep 2026 09:26:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788254777; cv=none; b=KSnOOZ9/39qgAWYGorFiAsS1QLu55QSh3uxcCVCe9KQid4nkWK/zRnKzBDdesusq+lqtDb1RKqHBe8Pw+Upik5KKJI7xE06vOLS4UoJUM+eYgoyQt4oi2EU/93/wny2nCbnDNBkGedr+Y+eiCsDAwaS6hMvQ4WtY2CZoWiaL9L0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788254777; c=relaxed/simple; bh=WWiZETqtERmFbujUpcdTmbmOg/Oos2rIugNyk5YbX6s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IEvXaJii8c1Qtz19Y8a28UV5/moIEjwyJiFXzqlqHLN0/ZizQTCLd7cv4PieimBXnAslXtok+Y8uGnaO/JBCNDNDZQQAPZ+25xNYfOIiLfg0EedwnRCRD5cxuwi/oHIBT9xC/labgS6IWPcax1+ojzIc1ipOQIU0kTjIbFXtf/0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bfvwQwzX; arc=none smtp.client-ip=209.85.216.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bfvwQwzX" Received: by mail-pj1-f42.google.com with SMTP id 98e67ed59e1d1-3990fe066ebso576400a91.1 for ; Tue, 01 Sep 2026 02:26:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788254773; x=1788859573; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=oQFudH3aykdSu1uFZBUbXQTkxTQGqISY8X7sgzXiGDU=; b=bfvwQwzXQUsRXYC5orsAc17HHlNxcFSteeqrEUkmKUwv+OUV9Bx/eX3HzIk7tPO/Lo 0vWA/TbrEGT7Z0Cm1ytWp5nH9yKSqjaICLWNPFJNsNEBfvfGWksSahxKe/j2+DsX1mWj SzdsYAKD1FbSMvQhOFmOYz3fOqs3FKHwCxh49pzcfZ7pvRGTbaAV8hGnDvoV1pIxMhuM EnMyeVhx0MkccFJI4v+bpzh4AxxRCbZPoPmCmiZMJ3MSumCDY2k/GXDwQzal3MZzT5Fx 5qH9KJwYeCVDKCsT8psMr+WKUF6B3n3cFI/tXRyvQ6fqU5NFyYGUd6kQmD1qTZvpK8Ct t7rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788254773; x=1788859573; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=oQFudH3aykdSu1uFZBUbXQTkxTQGqISY8X7sgzXiGDU=; b=gnSPARs7zpkl6cIHAtg06WuKcdj699Uk+HR9QkXtTPB9AlaIs/5eD4oSq7KkyG1Prl jPiNEivIkyHcM8fc+P5tdPzXJaCTbHAgQlxXZVW5fjuEqJK8WN+UR6RnUuwVk/xuAsP6 oQ3XnWGyuMNNU6WDZEvobXZ1ZFpjsLla4+U+AmSD+ytkUVciVb6We/IgCaJG6WG/qpwj mEsDEMJcaiPX0oIX5puaGqRr3oM0f5tzKmzuQ0tbV66eV8ZwZ6OUTSeV/hCJ3gjL4up0 KgPQDZi5XBzXeXwCRMqVXdj0+J4Lneat3+bJHrlfAMT2Q3KpQp1MVTvHEoqfpluphDut 6+vw== X-Forwarded-Encrypted: i=1; AKwUvBzRVgsrJ0BOhFVx8u5wt+UHcxTM1eRAUUaAOykdlBJ7ZDDA0MGZOuPWtyaX0bziHg1C+nSFzOkySHNN@vger.kernel.org X-Gm-Message-State: AFuF++k8XHXt42Boj0IKLAE/F4hN2Tl9Cu0wm3Z+apCH8B0Yjn9lBv0j LsXrxTefqoYjR0M2sF+P8TO4P95yUGX/ADMTtoHlq14Da2fVL+1ym1gw X-Gm-Gg: AYBFou20cWUqWGTYx4C1bJ1z+WUsLfRhA7tHht+d5EZil4mQV96Iq3dxkp53rXq8Zmr IFBPallcO6cte+5p1YmIEkXbXy0ND9OW/cI705pE+YCyBFRQSi5Y3Vg5cH+/l5wTzTRnSuEcK98 4o1V2MpC67lHJn9A5HdIkhoec6P/WpZjdoyMy5YgKB56DuZMEpDFnyC7695wa+doriQC4FizDyK zwWdMcDoLfAhFNVbX8tqnJUfp1msPH3Za4iR7St6BKGoqF5l7uxjAFBgrZN1MhM9Vzrd8SOYbSB MuaiXCCAnB/SdQrbKwLtc4ko1CB8HLzoeyDDUa5mMyoHEPDmQYf84NrAZUeqfaLxqP/YYE8mSGT 4lMk60cUXep4cmwM7C8XWFoUs1qQtK2B07Uoa4km+6EtlgKTCdwICBltqr+ea7LUJUoUuI1r7vS kYWDsb9kilQIBxNZN0FCz3vY61ZTFeo3/rQhchQEYUz0pyjUVLfXN6dCT+QexuWW4DXCudGEQvo LVXfR+McMn5 X-Received: by 2002:a17:90b:2fcc:b0:398:9be9:ab8f with SMTP id 98e67ed59e1d1-3989be9aca2mr37784325a91.20.1788254773212; Tue, 01 Sep 2026 02:26:13 -0700 (PDT) Received: from localhost.localdomain ([157.51.207.128]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-32b28ab0571sm30004560eec.4.2026.09.01.02.26.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 02:26:12 -0700 (PDT) From: Sreeshankar K To: andersson@kernel.org, sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, rafael@kernel.org, viresh.kumar@linaro.org, konradybcio@kernel.org, tglx@kernel.org, ulfh@kernel.org Cc: radu@rendec.net, abel.vesa@oss.qualcomm.com, taniya.das@oss.qualcomm.com, danila@mainlining.org, davidwronek@gmail.com, mani@kernel.org, robimarko@gmail.com, linux@gurudas.dev, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Sreeshankar K , Dmitry Baryshkov , Konrad Dybcio Subject: [PATCH v9 06/12] clk: qcom: rpmh: Add SM7250 rpmh clocks Date: Tue, 1 Sep 2026 09:24:41 +0000 Message-ID: <20260901092447.3028-7-sreeshankar0910@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260901092447.3028-1-sreeshankar0910@gmail.com> References: <20260901092447.3028-1-sreeshankar0910@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the RPMH clocks present in SM7250 SoC. Signed-off-by: Sreeshankar K Reviewed-by: Dmitry Baryshkov Reviewed-by: Abel Vesa Reviewed-by: Konrad Dybcio --- drivers/clk/qcom/clk-rpmh.c | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c index a224a94ae..5799fa296 100644 --- a/drivers/clk/qcom/clk-rpmh.c +++ b/drivers/clk/qcom/clk-rpmh.c @@ -1005,6 +1005,29 @@ static const struct clk_rpmh_desc clk_rpmh_hawi = { .num_clks = ARRAY_SIZE(hawi_rpmh_clocks), }; +static struct clk_hw *sm7250_rpmh_clocks[] = { + [RPMH_CXO_CLK] = &clk_rpmh_bi_tcxo_div2.hw, + [RPMH_CXO_CLK_A] = &clk_rpmh_bi_tcxo_div2_ao.hw, + [RPMH_LN_BB_CLK2] = &clk_rpmh_ln_bb_clk2_a2.hw, + [RPMH_LN_BB_CLK2_A] = &clk_rpmh_ln_bb_clk2_a2_ao.hw, + [RPMH_LN_BB_CLK3] = &clk_rpmh_ln_bb_clk3_a2.hw, + [RPMH_LN_BB_CLK3_A] = &clk_rpmh_ln_bb_clk3_a2_ao.hw, + [RPMH_RF_CLK1] = &clk_rpmh_rf_clk1_d.hw, + [RPMH_RF_CLK1_A] = &clk_rpmh_rf_clk1_d_ao.hw, + [RPMH_RF_CLK2] = &clk_rpmh_rf_clk2_d.hw, + [RPMH_RF_CLK2_A] = &clk_rpmh_rf_clk2_d_ao.hw, + [RPMH_RF_CLK3] = &clk_rpmh_rf_clk3_d.hw, + [RPMH_RF_CLK3_A] = &clk_rpmh_rf_clk3_d_ao.hw, + [RPMH_RF_CLK4] = &clk_rpmh_rf_clk4_d.hw, + [RPMH_RF_CLK4_A] = &clk_rpmh_rf_clk4_d_ao.hw, + [RPMH_IPA_CLK] = &clk_rpmh_ipa.hw, +}; + +static const struct clk_rpmh_desc clk_rpmh_sm7250 = { + .clks = sm7250_rpmh_clocks, + .num_clks = ARRAY_SIZE(sm7250_rpmh_clocks), +}; + static struct clk_hw *of_clk_rpmh_hw_get(struct of_phandle_args *clkspec, void *data) { @@ -1114,6 +1137,7 @@ static const struct of_device_id clk_rpmh_match_table[] = { { .compatible = "qcom,sdx75-rpmh-clk", .data = &clk_rpmh_sdx75}, { .compatible = "qcom,sm4450-rpmh-clk", .data = &clk_rpmh_sm4450}, { .compatible = "qcom,sm6350-rpmh-clk", .data = &clk_rpmh_sm6350}, + { .compatible = "qcom,sm7250-rpmh-clk", .data = &clk_rpmh_sm7250}, { .compatible = "qcom,sm8150-rpmh-clk", .data = &clk_rpmh_sm8150}, { .compatible = "qcom,sm8250-rpmh-clk", .data = &clk_rpmh_sm8250}, { .compatible = "qcom,sm8350-rpmh-clk", .data = &clk_rpmh_sm8350}, -- 2.43.0