From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37D4B471CFA for ; Tue, 1 Sep 2026 13:20:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268822; cv=none; b=HVhQHf+TFFBD/QUYMNumOoQxx9qcn2U6gQZCxkenHP2IYYZ/qEZijvtP/1K1aXD6SsmgYUQ84139NgcqLKZZ0gF07m49wQMCRBXl4JgSWZDS0ebDDXzBZy4QIg9c+kCXy47tf3tGuo5GtehbTYMQeDvV5p/2vCN+Kp9tjTpu3jY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268822; c=relaxed/simple; bh=V3NgQAwoAv5KAsH1a+6JKb8kouJtaAwYmlc9b8j/slw=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=UY5lvn2z065mG4iQp7KbYCKJ/0a1PL/flAhEsAq7zJg5Wf5wyCmZWkcKwlurW2CrP5du0k686VHdr0waMB01smJjDee2iS+2crw8nSa4ezGwqedD27tIuxvx98MZLg53WiYHvnIHWRIHFXrBeJSQyXgILWYHH91yPYPhvX37fJc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NE+aiCJX; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NE+aiCJX" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-c2533d83e3bso772230866b.2 for ; Tue, 01 Sep 2026 06:20:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788268818; x=1788873618; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=HRWe/Fv+Rz84H3JecE5KlcPaNAMK2QWGmxyAItSFjmY=; b=NE+aiCJXJ1oVE4lR6SVqQ8FiwAb0uhZpZ9HAwWKjhqNrzgL8TsAIuqSrF4dn7HYzu/ X0Rog9iiZXiTvCOXMUVUWOnj/gpSYCaFlGPZQQRZMty6aPElDMBu33MFRJxPndQnugeu FOijFdgkL6+nNKPSmbvtsqj5fsxm495T5MSe4ld67PeQEMwcrNLZ0RJWmTQkOHxq8vNL HZV11ggpYH3ZpampoVZpFtUVFM5sAihOJGbgeTK/0NLpZXlLCK4eUw/+0+mBz5Ocke3p vlrgjJSoG3n0VcVf39J199Ij7FTYdBiFXgU9Cxb7Y+6SugJW1cpjD4XzVQaEFXTFINVs 3aiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788268818; x=1788873618; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=HRWe/Fv+Rz84H3JecE5KlcPaNAMK2QWGmxyAItSFjmY=; b=QKPmbX68AlZWRjGyYGOMJc0VLSDT5ZJNELbh4mICHbETj2Q5pqyYGzyznX37C20wQ7 h88XQo3cYWvTGJANzZ8Z2/v/OB/zfcs7+yWkdN2S97cP6Iq54Som8qpGxaoMba2E9vIT 8UiFeEJhVurijDCvSqBe26LuMhBf1JFXTrJM78OtkCAGf6it0CeWvAxkc5bg67ePYLT/ wvGUScZSX+LSy61C8yT64fmed2q/3DvC8nxdcvg7JnxAkMnZmSmiFA4aBIFS/pN9WQCO H+oYptOcTQJKkgebAHgTNNRTxD5qkLW4pfYE+z/NI0Tet8mm6cCCv5kLFIottNYkkvL0 yvEw== X-Forwarded-Encrypted: i=1; AHgh+Roe7IZ0+0e+PHT2VoZ3gSIXMtrwXdTzpUicIdixawCAZO91WYlT9cEEuMDTVE+hA18E1AY9/v8IBhMV@vger.kernel.org X-Gm-Message-State: AFuF++lrBAw73lUSs+6pYmy5cNIyqO+aLqoVtvFASp6Ive/E3f1Cx3Il 2ilk1aRbT4/v1WNhvqej7ZRlbDw4qp+3dZs2FtAHnd6rcKuUl2Rt+sq3 X-Gm-Gg: AR+sD10O4IlsiCdjY0mdOKBNGTBizIxCMHGMku4nAoODJbToVX+2vzG9aMbjQUZC/Jv u6jPZSBmZ3R47tNmiYhrV7CbsnM77v3JG9kfrbTB8ZEdzBaWCl4Zjf9M3OTgQl/XiENsR1GYXzP 6n/SordHupwsWy/YGJkVcE9YjyFNskcSMs4oepiyxYJt7PPtQyoIS48+IGVjgBc30ajgTlPShmw uV9XifztaW1ZCIHRaNqqdCZjumBGp3uDJHvzE7YJrxGWcJyQU9SygioU6IOW5gLwMRuW2eUz1qh ccFgRFuQ9YJnLoJlc3BFKWSpHlv/PJ8G4hJrPGa/UoB8qLmyC3YbZM4HYO5uDSexrUd+S+B/Blw btG8htaGNMR0jhcspDDYKSnotXa3drr4vJa5fg+11km/X35D3xhjoacGKsha+48qCB/jWxKFib0 PiFMyiWgElT+Ma/+MSYNyeRJtFITD9Rr1AEzjQ4/yGT46FlacAEA+7s3KWIdU1Ok+ajI28tLN8A 4K1RuzfepqEp40= X-Received: by 2002:a17:907:c78a:b0:c21:752f:c3f7 with SMTP id a640c23a62f3a-c25b3d1f286mr658562766b.18.1788268817805; Tue, 01 Sep 2026 06:20:17 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c25618430fasm580304366b.22.2026.09.01.06.20.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 06:20:17 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 0/2] Introduce basic support for MR-NAVQ95 Date: Tue, 1 Sep 2026 06:19:16 -0700 Message-ID: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Laurentiu Mihalcea Hi folks, So, as the title says, this series attempts to introduce basic support for NXP's MR-NAVQ95 board. The "basic support" refers to introducing a new DTS and enabling a couple of peripherals so that the board'll be able to boot from eMMC/SD/NFS. So, compared to MX95-19x19-EVK, this board has a smaller form factor (comparable to the MX95-based FRDM boards) and is designed for robotics-related applications (e.g. drones, rovers, humanoids, etc...). The board is currently at revision B and is only available internally. The board should be officially announced around October/November 2026. Given that the board and its support are fairly new and still under development, I would expect some (hopefully) small changes to the DTS. Hopefully, this'll be acceptable. The schematics, a brief overview and some pictures of the board are publicly available at [1]. [1]: https://github.com/NXP-Robotics/MR-NAVQ95 --- Changes in v3: * use "gpios" instead of the deprecated "gpio" for the "regulator-usdhc2" node. * fix issues raised by running "dt-check-style --mode strict". Note that "dt-check-style" still reports the following issues: [property-order] property 'compatible' out of canonical order [...] [line-length] line exceeds 80 columns [...] these'll be fixed by Krzysztof Kozlowski's on-going patches: [3]. Manually applied his patches and dt-check-style seems happy with the DTS. * link to v2: https://lore.kernel.org/imx/20260827150657.1657-1-laurentiumihalcea111@gmail.com/ [3]: https://lore.kernel.org/lkml/20260826-n-dts-style-checker-continued-v5-0-fdd16ca6e771@oss.qualcomm.com/ Changes in v2: * remove the "pinctrl_usdhc2_100mhz", "pinctrl_usdhc2_200mhz", and "pinctrl_usdhc1_100mhz" DT nodes as they have the same configuration as "pinctrl_usdhc2" and "pinctrl_usdhc1", respectively. * add "bootph-pre-ram" property to all nodes that were included in Elena's u-boot patches. See [2]. Note that "imx95-u-boot.dtsi" is still required for the binman node and for the rest of the nodes tagged with "bootph-pre-ram". * link to v1: https://lore.kernel.org/imx/20260825120812.2152-1-laurentiumihalcea111@gmail.com/ [2]: https://lists.u-boot-project.org/pipermail/u-boot/2026-August/629002.html --- Laurentiu Mihalcea (2): dt-bindings: arm: fsl: add MR-NAVQ95 board arm64: dts: freescale: add MR-NAVQ95 basic board support .../devicetree/bindings/arm/fsl.yaml | 1 + arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-navq.dts | 222 ++++++++++++++++++ 3 files changed, 224 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-navq.dts -- 2.53.0