From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1DA9A47ACEB for ; Tue, 1 Sep 2026 13:20:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268826; cv=none; b=CRCQV3wEjz/GkPPOkfQFqXfxz9eijPJ/+kuwbQ3h9SpYli4N1EI5C/NXok5vV622Fk6coiAekuj3g/Npc96jYWXxxuF9RNl7neMdi1Yt8oUDAd1lIq6y2q6N393lij7nt+mobC/j9j0heaqyaKwmznM+Frkr6FL/j6PQ5m2a1y8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788268826; c=relaxed/simple; bh=SgkDOc3w77gQO56AslIpO6x2oy6obbpZv09HD2HxEWU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QfoB41BDTbMHHttfhQIxlodS/FZ+1NoJZBvPChyvUyIsS7lggO1FGr3lrTXR0ae8NHdenfTlh+46Q79HrkwXesqT3GbdkEggulOrqAwYKzYbYYBcFQDQiVugqUrsn9Fp/dS2AZTikobxFIJaBRBahsO5r4emcMv9JnbHDDRY6rk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PYY3LBOQ; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PYY3LBOQ" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-c1712a04ddaso774215366b.2 for ; Tue, 01 Sep 2026 06:20:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788268823; x=1788873623; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=PYY3LBOQTEUfo+rddI+911e4NxeRSXFDbksbdHooBImHaHqsa61Qrm3vC52T62eM4o VQSlwX57IBmeutVFKmVJmgfFr8cBWD5pYOai+O8REVJHInlivFJvDu4ga+zA48987nv3 o8qx0QrmbeHPqrJiQ1Ho/RL5XNx6FjMgHBnlSK9CJBCzDaYpUyDHpU2f7F8k/GGvMzoc CMKDYxlWY4pYpQ/8tg96mSsTPe81YBiAWN01orypmW0WB1BS5wufUQoZLlKZoKD73E1F +vFyp6dEa1OLZs66G3tJmHnIA0NsjJ/3Uq0L1+CXbEnbXgup1aJ51Rv3ENQzYn3aH3sH B1/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788268823; x=1788873623; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=sV5yi2M3umEf7Oyr4kA9c7sKzWUp9Z95b/jhNGHb0RrRrgSp3YWI39UGZOWzL2xk8y hdvEL4HJqp4zxRPWSCJQwtl8ZxUY+elRbQtU0XH9KVLNRuncXkdVZa6z54GRtPAoAzTa JHXZdxEjqR2X58FFqziikMSPfeeXfNxO4kY/ztXDufbylEVlNyDhd3QQkNzU7UEMaCBg MgcZ4oT9ki+98Z4hbkUQi+DY1go0bcL7rNFfvIZx8be5NhoMG7S6n6gGGFy0KCt+Ebcy T5yK6uocTz6k73CKWvHiEu1fGmn5fw8mkgMxet72RqrGmaTKpmAuwYWNQ2Hu0xQs/VrS FnOg== X-Forwarded-Encrypted: i=1; AHgh+RoyjTCPQejKJjLaTrbbcpi+Xh/hjTmrktpvaZypTG5yddvHzL/A1oM+mOjaYTAFZG6/IJkS9bil/lWu@vger.kernel.org X-Gm-Message-State: AFuF++lanIplwZzKBAev9Yy6bIXKgZsQdpjllX/pvFmWiJI2A2n6GqcE sfPeHv3tLQhvv6mzuTGQPDOuECB7xw73jAwqHziikbUC3D2qRi6fKT0G X-Gm-Gg: AR+sD12XwMBPtLmImJAe04qQtEzz32/03/UXevIt0LWyVRJQDan5aHxFO7tO0uatMv8 OvztlfHwM9t3mD6P6kpD+oJi3cIMYjUKc5UZbcmF911l/jc1gVOAQAVAg8ZshJxxr7g5KcvY6MF C7wUIX/+jADq45Eb/iFN61r8U8KcVmheTNbfpiZ+S6gyKuOb/3lY/XxR+l8trh5qYxXXlFZZSlF Fntc1Ouq7Jq5rd1j6Qe6w5tcu5UWJwHMJuxtrEiijAF7CITwYvjohTK2jvlDrDAHX+DXFUdVQxd swfBJy/f/WA2EzUiXjT+r2tdZhqVsSjU8HyFRbf+aiBG19uuyjxuecOCWVlWeD/rlRm0yZQFbJ/ IrKNP21l6L9Z3paCclxiFZ1oSRocoOrwfcSVGjRoGi7dOipDWzp4BEZaMaMK3UveZNle/AYcAfC BLBd+USrMRCre1KqRS5dPzQ9pHQr3fsRcpsuXpxfnC+kPL0TSbUYJZbwPLqTUYOVgSEZGcSPlXk pI/eTUqyDYRYRU= X-Received: by 2002:a17:907:c78f:b0:c24:e0dc:8b66 with SMTP id a640c23a62f3a-c2556c7d3a5mr2290527266b.6.1788268823241; Tue, 01 Sep 2026 06:20:23 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c25618430fasm580304366b.22.2026.09.01.06.20.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 06:20:22 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 2/2] arm64: dts: freescale: add MR-NAVQ95 basic board support Date: Tue, 1 Sep 2026 06:19:18 -0700 Message-ID: <20260901131918.1189-3-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> References: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Laurentiu Mihalcea Add basic support for NXP's MR-NAVQ95 board. This board is designed for robotics applications (e.g. drones, rovers, humanoids, etc..) and has the following hardware feats (list is not exhaustive): * based on i.MX95 19x19 SoC * 64GB eMMC * up to 16GB of LPDDR5 memory * 1 x USB 2.0 TypeC * 1 x USB 3.0 TypeC * 1 x RJ45 port with RTL8211 PHY The support targets revision B of the board. Signed-off-by: Laurentiu Mihalcea --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-navq.dts | 222 +++++++++++++++++++ 2 files changed, 223 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-navq.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 95ae85ab4adf..4c5ef83cd857 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -712,6 +712,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-frdm-pro.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-aquila-clover.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-aquila-dev.dtb +dtb-$(CONFIG_ARCH_MXC) += imx95-navq.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-tqma9596la-mba95xxca.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-tqma9596sa-mb-smarc-2.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-navq.dts b/arch/arm64/boot/dts/freescale/imx95-navq.dts new file mode 100644 index 000000000000..1366dc2d2bfa --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-navq.dts @@ -0,0 +1,222 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2026 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model = "NXP MR-NAVQ95"; + compatible = "fsl,imx95-navq", "fsl,imx95"; + + aliases { + ethernet0 = &enetc_port0; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart1; + }; + + chosen { + stdout-path = &lpuart1; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + bootph-pre-ram; + enable-active-high; + gpios = <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us = <12000>; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + pinctrl-names = "default"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "VDD_SD2_3V3"; + }; +}; + +&edma1 { + /* owned by M7 */ + status = "reserved"; +}; + +&edma2 { + /* channels 30-63 owned by M7 */ + dma-channels = <30>; +}; + +&enetc_port0 { + phy-handle = <ðphy0>; + phy-mode = "rgmii-id"; + pinctrl-0 = <&pinctrl_enetc0>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&lpi2c3 { + clock-frequency = <400000>; + pinctrl-0 = <&pinctrl_lpi2c3>; + pinctrl-names = "default"; + + status = "okay"; + + i2c3_gpio_expander_21: gpio-expander@21 { + compatible = "nxp,pcal6408"; + reg = <0x21>; + #gpio-cells = <2>; + gpio-controller; + #interrupt-cells = <2>; + interrupt-controller; + interrupt-parent = <&gpio4>; + interrupts = <27 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 = <&pinctrl_i2c3_gpio_expander_21>; + pinctrl-names = "default"; + }; +}; + +&lpuart1 { + bootph-pre-ram; + pinctrl-0 = <&pinctrl_uart1>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&netc_blk_ctrl { + status = "okay"; +}; + +&netc_emdio { + pinctrl-0 = <&pinctrl_emdio>; + pinctrl-names = "default"; + + status = "okay"; + + ethphy0: ethernet-phy@1 { + compatible = "ethernet-phy-id001c.c916"; + reg = <1>; + reset-assert-us = <10000>; + reset-deassert-us = <80000>; + reset-gpios = <&i2c3_gpio_expander_21 1 GPIO_ACTIVE_LOW>; + realtek,clkout-disable; + }; +}; + +&scmi_iomuxc { + pinctrl_emdio: emdiogrp { + fsl,pins = , + ; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins = , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_i2c3_gpio_expander_21: i2c3gpioexpander21grp { + fsl,pins = ; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins = , + ; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_uart1: uart1grp { + bootph-pre-ram; + fsl,pins = , + ; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1: usdhc1grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_usdhc2: usdhc2grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + ; + }; +}; + +&usdhc1 { + bootph-pre-ram; + bus-width = <8>; + no-sd; + no-sdio; + non-removable; + pinctrl-0 = <&pinctrl_usdhc1>; + pinctrl-1 = <&pinctrl_usdhc1>; + pinctrl-2 = <&pinctrl_usdhc1_200mhz>; + pinctrl-3 = <&pinctrl_usdhc1>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + + status = "okay"; +}; + +&usdhc2 { + bootph-pre-ram; + bus-width = <4>; + cd-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + vmmc-supply = <®_usdhc2_vmmc>; + + status = "okay"; +}; -- 2.53.0