Devicetree
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Josua Mayer" <josua@solid-run.com>
Cc: wsa+renesas@sang-engineering.com, conor+dt@kernel.org,
	robh@kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH v4 6/7] arm64: dts: renesas: add support for solidrun rzg2lc som and hb-iiot evb
Date: Wed, 02 Sep 2026 12:03:06 +0000	[thread overview]
Message-ID: <20260902120307.514AE1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260902-rzg2-sr-boards-v4-6-4a456a422fee@solid-run.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] Incorrect memory base address in device tree: `0x40000000` instead of `0x48000000`.
--

commit f502b3c798473b8b3737ee55d511455f5f7f315c
Author: Josua Mayer <josua@solid-run.com>

arm64: dts: renesas: add support for solidrun rzg2lc som and hb-iiot evb

This commit adds support for the SolidRun RZ/G2LC SoM and Hummingboard IIoT
evaluation board. It includes the device tree source for the board
components, such as memory mappings, regulators, and interfaces.

> diff --git a/arch/arm64/boot/dts/renesas/rzg2lc-sr-som.dtsi b/arch/arm64/boot/dts/renesas/rzg2lc-sr-som.dtsi
> new file mode 100644
> index 0000000000000..468304bdd47b4
> --- /dev/null
> +++ b/arch/arm64/boot/dts/renesas/rzg2lc-sr-som.dtsi

[ ... ]

> +	reserved-memory {
> +		ranges;
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +
> +		mmp_reserved: linux,multimedia@68000000 {
> +			compatible = "shared-dma-pool";
> +			reg = <0x0 0x68000000 0x0 0x8000000>;
> +			reusable;
> +		};
> +
> +		global_cma: linux,cma@58000000 {
> +			compatible = "shared-dma-pool";
> +			reg = <0x0 0x58000000 0x0 0x10000000>;
> +			reusable;
> +			linux,cma-default;
> +		};
> +	};
> +
> +	sdhi1_pwrseq: sdhi1-pwrseq {
> +		compatible = "mmc-pwrseq-simple";
> +		reset-gpios = <&pinctrl RZG2L_GPIO(23, 0) GPIO_ACTIVE_LOW>;
> +	};
> +
> +	/* 32.768kHz crystal */
> +	x2: x2-clock {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <32768>;
> +	};
> +
> +	memory@40000000 {
> +		reg = <0x0 0x40000000 0x0 0x40000000>;

[Severity: Medium]
Is this memory base address correct? The RZ/G2L architecture typically
reserves the first 128MB of DDR (0x40000000 - 0x47FFFFFF) for the secure
area (TF-A / TrustZone enclave). If the bootloader doesn't rewrite this,
won't the kernel accessing this range trigger an SError?

Given the reserved-memory nodes at 0x58000000 and 0x68000000, should the
intended base address actually be 0x48000000?

> +		device_type = "memory";
> +	};
> +};

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260902-rzg2-sr-boards-v4-0-4a456a422fee@solid-run.com?part=6

  reply	other threads:[~2026-09-02 12:03 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-09-02 11:50 [PATCH v4 0/7] arm64: dts: renesas: Add various SolidRun RZ/G2 based boards Josua Mayer
2026-09-02 11:50 ` [PATCH v4 1/7] dt-bindings: soc: " Josua Mayer
2026-09-02 11:50 ` [PATCH v4 2/7] dt-bindings: pinctrl: renesas,rzg2l-pinctrl: Allow input-enable pinconf Josua Mayer
2026-09-02 12:58   ` Linus Walleij
2026-09-03  9:23     ` Josua Mayer
2026-09-04 10:12       ` Geert Uytterhoeven
2026-09-04 11:14         ` Josua Mayer
2026-09-04 11:16           ` Geert Uytterhoeven
2026-09-04 11:33             ` Josua Mayer
2026-09-02 11:50 ` [PATCH v4 3/7] dt-bindings: usb: cypress,hx3: make peer-hub property optional Josua Mayer
2026-09-02 11:50 ` [PATCH v4 4/7] arm64: dts: renesas: add support for solidrun rzg2l som and hb-iiot evb Josua Mayer
2026-09-02 11:50 ` [PATCH v4 5/7] arm64: dts: renesas: add support for solidrun rzv2l " Josua Mayer
2026-09-02 11:50 ` [PATCH v4 6/7] arm64: dts: renesas: add support for solidrun rzg2lc " Josua Mayer
2026-09-02 12:03   ` sashiko-bot [this message]
2026-09-02 11:50 ` [PATCH v4 7/7] arm64: dts: renesas: rzg2l(c)/rzv2l hb-iiot: add dsi panel dt overlay Josua Mayer
2026-09-02 11:59   ` sashiko-bot
2026-09-03 10:06   ` Josua Mayer
2026-09-02 12:03 ` [PATCH v4 0/7] arm64: dts: renesas: Add various SolidRun RZ/G2 based boards Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260902120307.514AE1F000E9@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=josua@solid-run.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox